

Curriculum Structure and Curriculum Content for the Academic Batch 2025 - 27

School /Department: Electronics and Communication Engineering Program: VLSI Design and Embedded Systems (PG)



Table of Contents

Vision and Mission of KLE Technological University	3
Vision and Mission Statements of the School / Department	4
Program Educational Objectives/Program Outcomes	5
Program Educational Objectives -PEO's	5
Curriculum Structure-Overall	6
Curriculum Structure-Semester wise	<i>7</i>
Semester - I	<i>7</i>
Semester - II	8
Semester- III	9
Semester- IV	10



Vision and Mission of KLE Technological University

Vision

KLE Technological University will be a national leader in Higher Education–recognised globally for innovative culture, outstanding student experience, research excellence and social impact.

Mission

KLE Technological University is dedicated to teaching that meets highest standards of excellence, generation and application of new knowledge through research and creative endeavours.

The three-fold mission of the University is:

- To offer undergraduate and post-graduate programs with engaged and experiential learning environment enriched by high quality instruction that prepares students to succeed in their lives and professional careers.
- To enable and grow disciplinary and inter-disciplinary areas of research that build on present strengths and future opportunities aligning with areas of national strategic importance and priority.
- To actively engage in the Socio-economic development of the region by contributing our expertise, experience and leadership, to enhance competitiveness and quality of life.

As a unified community of faculty, staff and students, we work together with the spirit of collaboration and partnership to accomplish our mission.



Vision and Mission Statements of the School / Department

Vision

KLE Tech-School of Electronics and Communication will be well recognized nationally and internationally for excellence in its educational programs, pioneering research and impact on the industry and society.

Mission

- 1. To create a unique learning environment through rigorous curriculum of theory and practice that develops students' technical, scientific, and professional skills and qualities to succeed in wide range of electronics and computing businesses and occupations.
- 2. To nurture spirit of innovation and state-of-the-art research to advance the boundaries of disciplinary and interdisciplinary knowledge and its applications.
- 3. To collaborate within and beyond the discipline to create solutions that benefit humanity and society



Program Educational Objectives/Program Outcomes

Program Educational Objectives -PEO's

- 1. Graduates will demonstrate peer- recognized technical competency to solve contemporary problems in the analysis, design and development of electronic devices and systems.
- 2. Graduates will demonstrate leadership and initiative to advance professional and organizational goals with commitment to ethical standards of profession, teamwork and respect for diverse cultural background.
- 3. Graduates will be engaged in ongoing learning and professional development through pursuing higher education, and self-study.
- 4. Graduates will be committed to creative practice of engineering and other professions in a responsible manner contributing to the socio-economic development of the society.

Program Outcomes-PO's

- 1. An ability to independently carry out research /investigation and development work to solve practical problems.
- 2. An ability to write and present a substantial technical report/document.
- 3. Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program. The mastery should be at a level higher than the requirements in the appropriate bachelor program.
- 4. An ability to use modern computational tools in modeling, simulation and analysis pertaining to VLSI Design and Embedded Systems.
- 5. An ability to work with integrity and ethics in their professional practice, having an understanding of responsibility towards society with sustainable development for lifetime.



Curriculum Structure-Overall

	I	II	III	IV
	Data Structures using C	Mathematical Thinking and	Internship/ Mini Project	Project Phase II / Major
	18EVEC701	Logical Reasoning	17EVEI801	Project
	0-0-3	15EHSC701	0-0-8	17EVEW 802
		3-0-0		0-0-20
	Analog Integrated Circuit Design	Automotive Electronics and	Project Phase I / Minor	
	25EVEC702	Communication	project	
	2-0-1	24EVEC701	17EVEW801	
de		3-0-1	0-0-10	
8	Image and Video Processing	Real Time Embedded Systems		
urs	25EVEC711	24EVEC707		
9	3-0-1	3-0-1		
¥i.	CMOS VLSI Design	System Verilog for Verification		
Se	25EVEC704	24EVEC703		
Course with course code	3-0-1	2-0-1		
	Architectural Design for Digital IC	Elective – 1		
	25EVEC710	25EVECXXX		
	2-0-1	3-0-0		
	Internet Of Things	Elective – 2		
	25EVEC706	25EVECXXX		
	1-0-2	3-0-0		
	RISC Architectures and Programming	Mini Project		
	25EVEC705	19EVEW701		
	3-0-1	0-0-3		
Credits	24	26	18	20



Curriculum Structure-Semester wise

Semester - I

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	18EVEC701	Data Structures using C	Core 1	0-0-3	3	3	80	20	100	2 hours
2	25EVEC702	Analog Integrated Circuit Design	Core 2	2-0-1	3	4	67	33	100	2 hours
3	25EVEC711	Image and Video Processing	Core 3	3-0-1	4	5	63	37	100	3 hours
4	25EVEC704	CMOS VLSI Design	Core 4	3-0-1	4	5	63	37	100	3 hours
5	25EVEC710	Architectural Design for Digital IC	Core 5	2-0-1	3	4	67	33	100	2 hours
6	25EVEC706	Internet Of Things	Core 6	1-0-2	3	5	67	33	100	2 hours
7	25EVEC705	RISC Architectures and Programming	Core 7	3-0-1	4	5	63	37	100	3 hours
	·	TOTAL		14-0-10	24	31	470	230	700	



Semester - II

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	15EHSC701	Mathematical Thinking and Logical Reasoning	Core 8	3-0-0	3	3	50	50	100	3 hours
2	24EVEC701	Automotive Electronics and Communication	Core 9	3-0-1	4	5	63	37	100	3 hours
3	24EVEC707	Real Time Embedded Systems	Core 10	3-0-1	4	5	63	37	100	3 hours
4	24EVEC703	System Verilog for Verification	Core 11	2-0-1	3	4	67	33	100	2 hours
5	25EVEC708	Physical Design - Analog	Core 12	1-0-2	3	5	67	33	100	2 hours
	25EVEE708	Machine Learning and Deep Learning		3-0-0	3	3	50	50	100	3 hours
	25EVEE703	CMOS ASIC Design		3-0-0	3	4	50	50	100	2 hours
6	24EVEE701	MEMS	Elective 1	3-0-0	3	4	50	50	100	2 hours
	24EVEE702	System On Chip		3-0-0	3	4	50	50	100	2 hours
	24EVEE704	Testing and IC characterization		3-0-0	3	4	50	50	100	2 hours
	25EVEE704	Analog and Mixed Mode VLSI Circuits		3-0-0	3	3	50	50	100	3 hours
7	24EVEE705	Low Power VLSI Circuits	Elective 2	3-0-0	3	4	50	50	100	2 hours
	24EVEE707	AUTOSAR		3-0-0	3	4	50	50	100	2 hours
8	19EVEW701	Mini Project	Core 13	0-0-3	3	6	50	50	100	3 hours
		TOTAL		18-0-8	26	34	460	340	800	



Semester- III

No	Code	Course	Category	L-T-P	Credits	Contact Hou	ISA	ESA	Total	Exam Duration (in hrs)
1	17EVEI801	Internship/ Mini Project	Core 14	0-0-8	8	16	50	50	100	3 hours
2	17EVEW801	Project Phase I / Minor project	Core 15	0-0-10	10	20	50	50	100	3 hours
		TOTAL		0-0-18	18	36	100	100	200	



Semester- IV

No	Code	Course	Category	L-T-P	Credits	Contact Hou	ISA	ESA	Total	Exam Duration (in hrs)
1	17EVEW 802	Project Phase II / Major Project	Core 16	0-0-20	20	40	50	100	150	3 hours
		TOTAL		0-0-20	20	40	50	100	150	

Semester	I	II	III	IV	Total
Credits	24	26	18	20	88



Curriculum Content- Course wise

Program: VLSI Design and Embe	Semester: I	
Course Title: Data Structures Us	Course Code:18EVEC701	
L-T-P: 0-0-3	Credits:3	Contact Hours:6 hours
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours:25	Examination Duration: 3 hrs.	

Chapter 01: C language features (05 hrs.)

Pointers revisited, Strings, Structures – Basics, Structures and functions, Arrays of structures, Pointers to structures, Self-Referential Structures, Unions and bit fields, Files.

Chapter 02: Stacks and Queues (05 hrs.)

Definition, Representation and Applications of stack. Definitions, representation and applications of linear, circular, queues, multiple queues, priority queue. Recursion

Chapter 03: Lists (05 hrs.,)

Linked lists, singly, doubly, circular lists, definitions, representations. Implementation of list operations, applications – polynomial addition, addition of long integers. Linked stacks, Linked Queues

Chapter 04: Trees (05 hrs.) + (05 hrs.)

Binary trees – Definitions, traversals (recursive and iterative versions), Building and searching, Threaded Binary trees, Trees and their applications

Exchange sorts, Selection and tree sorts, Merge and radix sorts

Text Books

- 1. Aaron M. Tenenbaum, et al, Data Structures using C, II Edition, PHI, 2006
- 2. Horowitz, Sahani, Anderson-Feed, Fundamentals of Data Structures in C, II Edition, University, 2008

Reference Books:

- 1. E Balaguruswamy, The ANSI C programming Language, II Edition, PHI, 2010
- 2. Yashavant Kanetkar, Data Structures through C, II Edition, BPB public, 2010
- 3. Richard F. Gilberg, Behrouz A. Forouzan , Data Structures: A Pseudocode Approach With C, II Edition, Course Tec, 2009

Lab:

- 1. Programs on Pointer concepts.
- 2. Programs on string handling functions, structures union and bit-files.
- **3.** Programming on files
- 4. Programming on stacks data structures
- **5.** Programs on implementation of different queue data structures.
- 6. Programs on implementation of different types of Linked lists
- 7. Programs on Implementation of trees
- 8. Programs to implement different sorting techniques.
- 9. Programming on graph
- **10.** Programming on hashing tables
- 11. Design and implement stack queue data structures
- 12. Design and implement linked list data structures
- 13. Project

Back to Semester 1

Program: VLSI Design & Embedded Systems				
Course Title: Analog Integrated Circuits Design Course Code: 25EVEC7				
L-T-P: 2-0-1	Credits: 4	Contact Hrs.: 5hrs./week		
ISA Marks: 67	ESA Marks: 33	Total Marks: 100		
Teaching Hrs.: 50	Exam Duration: 03 hrs.			

Part - A

Chapter 01: Current Mirrors (08 hrs.)

Basic current Mirror, Current Source and Sink, Applications of Current Mirror, Figures of Merit, Widlar, Cascode and Wilson Current Mirrors.

Chapter 02: Differential Amplifiers (10 hrs.)

Single Ended and Differential Operation, Basic Differential Pair, Large and Small Signal analysis, Common Mode Response, 5 pack differential Amplifier. CMRR, Slew rate and PSRR

Part - B

Chapter 03: OPAMP: (10 hrs.)

Two stage (7-pack) Op-amp, Cascode and Folded Cascode Differential Amplifiers

Chapter 04: Compensation Technique: (08 hrs.)

Nyquist stability Criterion, Gain and Phase margins, Compensation of Two stage op-amp and Dominant pole compensation technique

Part - C

Chapter 05: Reference Circuits: (08 hrs.)

Current reference, startup circuits, Bandgap reference circuit, Current mode Bandgap reference.

Chapter 06: Comparators: (06 hrs.)

Basic Comparator architecture, non-idealities-offset error, bandwidth consideration, Dynamic comparator

Text books

- '1. B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001
- 2. Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog Circuit Design" Oxford University Press, 2002.

References books

- 1. Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 2000
- 2. B Razavi, 'Fundamentals of Microelectronics' Wiley Student Edition, Wiley 2013Adel S. Sedra and Kenneth C. Smith, "Microelectronic Circuits", 7E, Oxford University Press (2015)

Back to Semester 1



Program: VLSI Design & Embedded Systems				
Course Title: Image and Video Processing Course Code: 25EVEC711				
L-T-P: 3-0-1	Credits: 4	Contact Hrs: 5 hrs/week		
ISA Marks: 63	ESA Marks: 37	Total Marks: 100		
Teaching Hrs.: 40	Exam Duration: 03 hrs.			

Chapter 01: Introduction (04 hrs.)

2D systems, Mathematical Preliminaries- FT, Z-transform, Optical and Modulation Transfer Functions (OTF and MTF). Matrix theory, Image perception: Light, Luminance, Brightness, Contrast, MTF of the visual system, Visibility function, Monochrome Vision Models, Fidelity criteria, Color Representation, Color Vision Models, Temporal Properties of Vision.

Chapter 02: Image sampling and Quantization (06 hrs.)

2D Sampling theory, Quantization, Optimal Quantizer, Compander and Visual Quantization.

Chapter 03: Image Transforms (06 hrs.)

2D orthogonal and unitary transforms, DFT, DCT, Harr, KLT

Chapter 04: Image Enhancement: (06 hrs.)

Histograms Modeling, Spatial operations, Transform operations, Multispectral Image Enhancement,

Chapter 05: Image Filtering and Restoration: (06 hrs.)

Image Observation Models, Inverse and Weiner filtering, Frequency Domain Filters. Smoothing Splines and Interpolation.

Chapter 06: Basics of Video: (04 hrs.)

Analog Video, Digital Video

Chapter 07: Two-dimensional motion estimation: (08 hrs.)

Optical flow methods, Block based methods, Bayesian methods.

Text books

- 1. Jain, A.K., Fundamentals of Digital Image Processing, 3rd Edision, Pearson Education (Asia) 2013
- 2. A. Murat Tekalp, Digital Video processing Pearson Education (Asia) Pte. Ltd.
- 3. Li and, Z. Drew, M.S. Fundamentals of Multimedia, Pearson Education (Asia) Pte. Ltd,. 2010.

References books

- Gonzalez, Rafael C., Woods, Richard E. and Eddins Steven L., Digital Image Processing Using Matlab, Pearson Education (Asia) Pvt. Ltd.,
- 2. Al. Bovik, Essential guide to Video Processing, Academic Press



Laboratory Implementation:

Implementation assignments are designed using opency/c++ to explore the concepts like

- 1. Image enhancement techniques
- 2. Image transforms.
- 3. Image restoration technique
- 4. Develop an image processing application to assist
 - a. ADAS
 - b. Agriculture
 - c. Defense
 - d. Health Care
 - e. Surveillance and Forensics
 - f. Remote sensing
- 5. Track an object in video
- 6. Optimal use of surveillance video

Back to Semester 1



Program: VLSI Design & Embedded Systems				
Course Title: CMOS	VLSI Design	Course Code: 25EVEC704		
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week		
ISA Marks: 63	ESA Marks: 37	Total Marks: 100		
Teaching Hours: 42	Examination Duration: 3 hrs.			
Hrs.				

Chapter 01. Introduction to VLSI and IC fabrication technology (09 hrs.)

VLSI Design Flow, MOS theory, Introduction, nMOS / pMOS enhancement transistors, Comparison of BJTs and MOSFETs, Threshold voltage equation, MOS device design equations, MOS capacitance models, Second order effects: Sub-threshold conduction, Velocity Saturation and Mobility Degradation, Channel length modulation, Body Effect, Junction Leakage, Tunneling, Temperature Dependence. FinFET device, The root cause of short channel effects in twenty-first century MOSFETS, The thin body MOSFET concept, The FinFET and a new scaling path for MOSFETs, Ultra-thin body FET.

Chapter 02 IC fabrication technology (08 hrs.)

Semiconductor Technology - An Overview, Czochralski method of growing Silicon, Wafer cleaning process, Introduction to Unit Processes (Oxidation, Diffusion, Deposition, Ion-implantation), Basic CMOS technology - Silicon gate process, n-Well process, p-Well process, Twin-tub Process.

Chapter 03. DC Analysis of CMOS logic gates (03 hrs.)

DC transfer characteristics of CMOS inverter, Beta Ratio Effects, Noise Margin, MOS capacitance models.

Chapter 04. Transient Analysis of CMOS logic gates (05 hrs.)

Transient Analysis of CMOS Inverter, NAND, NOR and Complex Logic Gates, Gate Design for Transient Performance, Switch-level RC Delay Models, Delay Estimation, Elmore Delay Model, Power Dissipation of CMOS Inverter, Transmission Gates & Pass Transistors, Tristate Inverter.

Chapter 05. Designing High-Speed CMOS Logic Networks (09 hrs.)

Stick Diagrams, Euler Path, Layout design rules, DRC, Circuit extraction, Latch up -

Triggering Prevention, Gate Delays, Driving Large Capacitive Loads, Delay Minimization in an Inverter Cascade, Logical effort, BiCMOS Drivers.

Chapter 06. Combinational CMOS Circuit Design (04 hrs.)

Pseudo nMOS, Clocked CMOS, Dynamic CMOS Logic Circuits, Dual-rail Logic Networks: CVSL, CPL.

Chapter 07. Sequential CMOS Circuit Design (04 hrs.)

Sequencing static circuits, Circuit design of latches and flip-flops, Clocking- clock generation, clock distribution.

Text Books

- 1. John P. Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007
- 2. Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 3, Pearson Ed, 2005
- Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGraw, 2007
- 4. Sorab K. Ghandhi, VLSI Fabrication Principles, Wiley, 2nd edition, 1994

References

- 1. FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard
 - By Yogesh Singh Chauhan, Darsen Duane Lu, Vanugopalan Sriramkumar, Sourabh Khandelwal, Juan Pablo Duarte, Navid Payvadosi, Ai Niknejad, Chenming Hu, Elsevier Publication, 2015
- 2. Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005
- 3. Douglas A Pucknell and Kamran Eshraghian, Basic VLSI Design, 3, PHI, 2005
- 4. Phillip. E. Allen, Douglas R. Holberg, CMOS Analog circuit Design, 1, Oxford Uni, 2002

Lab:

- 1. Introduction to Cadence EDA tool.
- 2. Static and Dynamic Characteristic of CMOS inverter.
- 3. Layout of CMOS Inverter (DRC,LVS)
- 4. Static and Dynamic Characteristic of CMOS NAND2 and NOR2
- 5. Layout of NAND2, NOR2, and XOR2 gates (DRC, LVS).
- 6. Design a Phase Detector using D-FF
- **7.** Design complex combinational circuits and analyze the performance using Cadence tool.

Back to Semester 1



Program: VLSI Design and Embedded System					
Course Title: Architecto	ural Design of Integrated	Course Code: 25EVEC710			
Circuits					
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4Hrs/week			
ISA Marks: 67	SEE Marks:33	Total Marks: 100			
Teaching Hrs. 30 hrs.	Examination Duration:2Hrs				
Lab Hrs. 28 hrs.					

Chapter 01. Digital Integrated Circuits (06 hrs.)

Challenges in digital design, Design metrics, Cost of Integrated circuits, ASIC, Evolution of SoC ASIC Flow Vs SoC Flow, SoC Design Challenges. Introduction to CMOS Technology, PMOS & NMOS Operation, CMOS Operation principles, Characteristic curves of CMOS, CMOS Inverter and characteristic curves, Delays in inverters, Buffer Design, Power dissipation in CMOS, CMOS Logic, Stick diagrams and Layout diagrams. Setup time, Hold Time, Timing Concepts.

Chapter 02. System Building Blocks (10 hrs.)

Modeling finite state Machines, Data Path and controller design, Synthesizable Verilog, Pipeline modeling

Chapter 03. Design and simulation of Micro - Architectural blocks (10 hrs.)

Efficient technique/s for Algorithm to Architecture Mapping, Recent Trends on Adder/Subtractor Design, Efficient VLSI Architectures for Various DSP blocks (FIR filter, CORDIC, FFT), Pipeline Implementation of Processor, Verilog Modeling of Processor

Chapter 04. Timing Analysis (04 hrs)

Fundamentals of Efficient Design and Implementation strategies of Digital VLSI Design (Clock Tree synthesis, Timing Closure, Synthesis), Static Timing Analysis, Clock Skew

Reference Books:

- 1. Digital Design by Morris Mano M, 4th Edition.
- 2. Verilog HDL: A Guide to Digital Design and Synthesis by Samir Palnitkar, 2nd Edition.
- 3. Principles of VLSI RTL Design: A Practical Guide by Sapan Garg, 2011.

Tools: Questa Sim, Modalism for Verilog, Cadance Geneus, Xilinx 14.2 ISE

Back to Semester 1



Program: VLSI Design and Embedded System			
Course Title: Internet of Things		Course Code: 25EVEC706	
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5Hrs/week	
ISA Marks: 67	SEE Marks:33	Total Marks: 100	
Teaching Hrs. 15 hrs.	Examination Duration:2Hrs		

Chapter 01. Introduction to IoT (02 hrs.)

Defining IoT, Characteristics of IoT,

What is the IoT and why is it important?

Elements of an IoT ecosystem.

Technology and business drivers.

IoT applications, trends and implications.

Physical design of IoT, Logical design of IoT, Functional blocks of IoT, Communication models & APIs

Chapter 02. IoT Architecture: State of the Art (02 hrs.)

History of IoT, M2M – Machine to Machine, Web of Things, IoT protocols

Applications:

Remote Monitoring & Sensing, Remote Controlling, Performance Analysis.

Chapter 03. (03 hrs.)

The Layering concepts , IoT Communication Pattern, IoT protocol Architecture, The 6LoWPAN, Security aspects in IoT

Chapter 04. IoT Application Development: (04 hrs.)

Application Protocols

MQTT, REST/HTTP, CoAP, MySQL

Chapter 05. Case Study & advanced IoT Applications: (04 hrs.)

IoT applications in home, infrastructures, buildings, security, Industries, Home

Appliances, other IoT electronic equipment's. Use of Big Data and Visualization in IoT, Industry 4.0 concepts.

Hands-on Lab

Arduino, Android and AWS based Experiments

- 1. AWS Setup and instance creation.
- 2. Controlling LEDs blinking pattern through UART/Wi-Fi
- 3. Simple photocell to measure the ambient light level
- 4. Controlling LEDs blinking pattern through PHP web server.



- 5. Temperature measurement through ADC and WiFi
- 6. Controlling and interacting with basic actuators (relay).
- 7. Android Application development.
- 8. Controlling of Arduino embedded system using Android App.
- 9. Motor Speed control using Embedded board and NodeMCU

Lua Programming Based Experiments

- 1. Introduction to Lua programming
- 2. Controlling inbuilt LED of ESP8266
- 3. Controlling Motion Sensor using NodeMCU module.
- 4. Using ESP8266 as Webserver
 - a. Understanding HTML Tags.
 - b. Understanding Request.
 - c. Reading Parameter Values.
 - d. Controlling LED.
- 5. ThingSpeak Cloud Data Visualization
 - a. Working with Temperature & Humidity Sensor
 - b. Working with ThingSpeak Cloud
 - C. Posting & Analysing Sensor Data on ThingSpeak Cloud

Back to Semester 1



Program: VLSI Design & Embedded Systems			
Course Title: RISC Architectures and Programming Course Code: 25EVEC705		Course Code: 25EVEC705	
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week	
ISA Marks: 63 ESA Marks: 37		Total Marks: 100	
Teaching Hours: 42 Hrs.	Examination Duration: 3 hrs.		

Chapter 01.The 32-bit RISC Architecture: (06 hrs.)

The Acorn RISC machine, Architectural inheritance, Architecture of ARM7TDMI, ARM programmers' model, ARM development tools, 3 stage pipeline ARM organization, ARM instruction execution.

Chapter 02.Instruction sets, Assembly and Embedded C Programming: (05 hrs.)

Features of ARM Instruction, Data processing instruction, Branch/Control instruction and Data Transfer/Load store instruction. Software interrupt instruction, Program status register instruction, Conditional execution, Example programs, 16bit Instruction set-The Thumb programmer model, ARM-Thumb interworking, Thumb branch instructions, Data processing instructions, Single/Multiple register load store instruction, Stack operation, Software interrupt instructions, example programs.

Chapter 03. Introduction to LPC2148 and Embedded C programming (04 hrs.)

Architectural Overview of LPC2148, Features and Memory mapping of LPC2148, Interfacing of Basics peripherals to LPC2148 and programming using Embedded C.

Chapter 04. Exception Handling: (04 hrs.)

Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions.

Chapter 05. Memory Hierarchy Design: (05 hrs.)

Cache basics, Miss rate and penalty, Cache Hierarchy, Memory Organizations, Memory Hierarchy.

Chapter 06. Pipelining: (05 hrs.)

Linear pipeline processor, Nonlinear pipeline processor, Instruction pipeline design, Branch handling techniques, Arithmetic pipeline design, Computer arithmetic principles, Static arithmetic pipeline, Multifunctional arithmetic pipeline.

Chapter 07. Cortex M4: (05 hrs.)

Functional description, programmer's model, memory protection unit, nested vectored interrupt controller.

Chapter 08. Multi-Core Architectures: (05 hrs.)

Introduction to Intel Architecture, How an Intel Architecture System works, Basic Components of the Intel Core 2 Duo Processor: The CPU, Memory Controller, I/O Controller.

Chapter 09. Current Trends in Intel Architectures and Applications: (03 hrs.)

Seminar on current trends in Intel Architectures

Back to Semester 1



Semester 2:

Program: VLSI Design & Embedded Systems		
Course Title: Mathematical Thinking and Logical		Course Code: 15EHSC701
Reasoning		
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs/week
ISA Marks: 50 ESA Marks: 50		Total Marks: 100
Teaching Hours: 40	Examination Duration: 3 hours	

- 1. Quantitative Aptitude (10 Hrs)
- 2. Analytical Puzzles (4 Hrs)
- 3. Syllogistic Logic (3 Hrs)
- 4. Verbal Reasoning (9 Hrs)
- 5. Visual Reasoning (6 Hrs)
- 6. Advanced Lateral Thinking (8 Hrs)

Text Books

- 1. A Modern Approach to Verbal and Non Verbal Reasoning R. S. Aggarwal, Sultan Chand and Sons, New Delhi.
- 2. Quantitative Aptitude R. S. Aggarwal, Sultan Chand and Sons, New Delhi

Reference Books:

- 1. Verbal and Non Verbal Reasoning Dr. Ravi Chopra, MacMillan India
- 2. Lateral Thinking Dr. Edward De Bono, Penguin Books, New Delhi

Back to Semester 2



Program: VLSI Design & Embedded Systems			
Course Title: Automotive Electronics and		Course Code: 24EVEC701	
Communication			
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 hrs.	
ISA Marks: 63 ESA Marks: 37		Total Marks: 100	
Teaching Hours: 42	Examination Duration: 3 hrs.		

Chapter No: 1. Automotive Systems, Design cycle and Automotive industry overview (07 Hrs.)

Overview of Automotive industry, Vehicle functional domains and their requirements, automotive supply chain, global challenges. Role of technology in Automotive Electronics and interdisciplinary design. Introduction to modern automotive systems and need for electronics in automobiles and application areas of electronic systems in modern automobiles, Introduction to power train, Automotive transmissions system, Vehicle braking fundamentals, Steering Control, Overview of Hybrid Vehicles, ECU Design Cycle: Types of model development cycles(V and A), Components of ECU, Examples of ECU on Chassis, Infotainment, Body Electronics and cluster.

Chapter No: 2. Embedded system in Automotive Applications & Automotive safety systems (07 Hrs.)

Automotive grade microcontrollers: Architectural attributes relevant to automotive applications, Automotive grade processors ex: Renesas, Quorivva, and Infineon. EMS: Engine control functions, Fuel control, Electronic systems in Engines , Development of control algorithm for EMS, Look-up tables and maps, Need of maps, Procedure to generate maps, Fuel maps/tables, Ignition maps/tables, Engine calibration, Torque table, Dynamometer testing Safety Systems in Automobiles: Active and Passive safety systems: ABS, TCS, ESP, Brake assist, Airbag systems etc.

Chapter No: 3. Automotive Sensors and Actuators (08 Hrs.)

Sensor characteristics, Sensor response, Sensor error, Redundancy of sensors in ECUs, Avoiding redundancy, Smart Nodes, Examples of sensors: Accelerometer (knock sensors), wheel speed sensors, Engine speed sensor, Vehicle speed sensor, Throttle position sensor, Temperature sensor, Mass air flow (MAF) rate sensor, Exhaust gas oxygen concentration sensor, Throttle plate angular position sensor, Crankshaft angular position/RPM sensor, Manifold Absolute Pressure (MAP) sensor. Actuators: Engine Control Actuators, Solenoid actuator, Exhaust Gas Recirculation Actuator.

Chapter No: 4. Automotive communication protocols (08 Hrs.)

Overview of Automotive communication protocols: need for communication in Automotive, overview of vehicle network architecture, need for CAN in Automotive, CAN Bus logic, CAN frame formats, CAN bus fault confinement, LIN, Flex Ray, MOST.

Chapter No: 5. Advanced Driver Assistance Systems (ADAS) and Functional safety standards (07 Hrs.)

Advanced Driver Assistance Systems (ADAS): Examples of assistance applications: Lane Departure Warning, Collision Warning, Automatic Cruise Control, Pedestrian Protection, Headlights Control, Connected Cars technology and trends towards Autonomous vehicles. Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.



Chapter No: 6. Diagnostics (05 Hrs.)

Fundamentals of Diagnostics: Basic wiring system and Multiplex wiring system, Preliminary checks and adjustments, Self-diagnostic system. Fault finding and corrective measures, Electronic transmission checks and Diagnosis, Diagnostic procedures and sequence, On board and off board diagnostics in Automobiles, OBDII, Concept of DTCs, DLC, MIL, Freeze Frames, History memory, Diagnostic tools, Diagnostic protocols: KWP2000 and UDS.

Text books:

- 1. William B. Ribbens, Understanding Automotive Electronics, 6, Newness Publications, 2003
- 2. Denton.T, Automobile Electrical and Electronic Systems, Edward Arnold, 1995

References:

- 1. William T.M , Automotive Electronic Systems, Heiemann Ltd., London , 1978
- 2. Nicholas Navet, Automotive Embedded System Handbook, CRC Press, 2009

Lab:

- 1. Demonstration of cut section modules: Engine, Transmission, Steering, Braking, Suspension Automobile dept.
- 2. Electronic engine control system: Injection and Ignition control system Transmission trainer modules
- 3. Modeling an engine Vehicle model simulation with Simulink using PI CONTROLLER
- 4. Basic gate logic simulation and modeling using Simulink and realization on the hardware platform.
- 5. Seat belt warning system simulation and modeling using Simulink and realization on the hardware platform. Vehicle speed control based on the gear input simulation and modeling using Simulink and realization on the hardware platform.
- 6. Throttle control modeling and simulation using Simulink and realization on the hardware platform.
- 7. Accelerator pedal interfacing software modeling and simulation using Simulink and realization on the hardware platform.
- 8. Develop matlab code for stepper motor control and convert it to Simulink model and port it to embedded hardware

Back to Semester 2



Program: VLSI Design & Embedded Systems		
Course Title: Real Time Embedded System Course Code: 24EVEC707		
L-T-P: 3-0-1	Credits: 4	Contact Hours: 5 Hrs/week
ISA Marks: 63	ESA Marks: 37	Total Marks: 100
Teaching Hours: 42 Hrs.	Examination Duration: 3 hrs.	

Chapter 01. Building blocks: (10 hrs.)

Real Time System, Types, Real Time Computing, Design Issue, Sample Systems, Hardware Requirements- Processor in a system, System Memories, System I/O, De-bouncing, Other Hardware Devices (A/D, D/A, USART, Watchdog Timers, Interrupt Controllers). Device Drivers, Interrupt Servicing Mechanism & Interrupt Latency.

Chapter 02. Advanced Processors: (10 hrs.)

Automotive Grade Processors: AEC-Q100 qualification, Qorivva 32-bit Microcontrollers, MPC577XK for ADAS, AURIX from Infineon, Tricore Architecture, Renasas RL78/D1x (Automotive Only)

Chapter 03. Real Time Operating System: (04 hrs.)

Interrupt driven systems, foreground/background systems, full featured rtos, POSIX, buffering data, mailboxes, critical regions, semaphores, event flags & signals, deadlock, process stack management, dynamic allocation.

Chapter 04. Case Studies: (06 hrs.)

Mucos/ VX Works Functions – System level, task service, time delay, memory allocation, semaphore, mailbox, queue.

Example systems: Coding for Automatic chocolate vending machine using MUCOS & Coding for sending application layer byte streams on a TCP/IP Network using Vx Works.

Chapter 05. Process of Embedded System Development: (06 hrs.)

Development process, requirements engineering, design, implementation, integration & testing, packaging, configuration management, managing embedded system development, embedded system fiascos.

Chapter 06. Current trends, ethical & environmental issues (06 hrs.)

The students shall give seminars on current trends in the field of RTES, ethical, & environmental issues.

Back to Semester 2



Program: VLSI Design and Embedded System			
Course Title: System Verilog for Verification Course Code: 2		Course Code: 24EVEC703	
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4Hrs/week	
ISA Marks: 67	ESA Marks:33	Total Marks: 100	
Teaching Hrs. 30 hrs.	Examination Duration:2Hrs		

Chapter No. 1. Verification Concepts (05 hrs.)

Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.

Chapter No. 2. System Verilog - Language Constructs (05 hrs.)

System Verilog constructs - Data types: two-state data, strings, And arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, mod-ports.

Chapter No. 3. System Verilog - Classes & Randomization (05 hrs.)

SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism.

Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.

Chapter No. 4. System Verilog – Assertions & Coverage (05 hrs.)

Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification: Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.

Chapter No. 5. Building Testbench (10 hrs.)

Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface

Reference Books

- 1. System Verilog LRM
- 2. Chris Spear, Gregory J Tumbush SystemVerilog for verification a guide to learning the testbench language features Springer, 2012

Tools: Questa Sim, NC Verilog, NC Sim, CVER + GTKWave, VCSMX, Modelsim for Verilog

Back to Semester 2



Program: VLSI Design and Embedded System			
Course Title: Physical Design - Analog		Course Code: 25EVEC708	
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5Hrs/week	
ISA Marks: 67	ESA Marks:33	Total Marks: 100	
Teaching Hrs.: 16hrs	Examination Duration:2Hrs		
Lab Hrs. 24 hrs.			

Chapter No 1. Standard cell Layout creation (8 hrs)

Layout Practice Sessions (DRC/LVS Dirty layout), Understanding verification errors, Error debugging skills, Hands on experience of using layout editor, Quality of the layout, Half DRC rules, Mega module creation.

Chapter No 2. Analog layout (8 hrs)

Importance of performance in Analog layout, Importance of floor planning and placement, Attributes need to be taken care during routing stage, Introduction to DRC, LVS, Density and RCX.

Chapter No 3. Matching and Guard rings, Matching: (6 hrs)

Introduction to mismatch concepts, Causes for mismatch, Types of mismatch, Rules for matching, Activities.

Guard ring: What is guard ring, Usage of guard ring

Chapter No 4. Reliability issues (8 hrs)

Introduction to failure mechanism, Causes of reliability issues, Process enhancement techniques and Layout considerations to reduce reliability issues

Chapter No 5. Physical design of amplifier and buffer (10 hrs)

Applying the studied concepts and doing layout, Prioritising the constraints given, Quality checks, Buddy reviews and implementations, Documentation

Reference:

- 1. The Art of Analog Layout Alan Hastings
- 2. CMOS IC layout Dan Clien
- 3. IC Layout Basics Chris saint and Judy saint

Back to Semester 2



Program: VLSI Design and Embedded System		
Course Title: MEMS		Course Code: 24EVEE701
L-T-P: 3-0-0 Credits: 3		Contact Hours: 3 Hrs/week
ISA Marks: 50	ESA Marks:50	Total Marks: 100
Teaching Hrs. 40 hrs.	Examination Duration:2Hrs	

Chapter 1: Overview of MEMS and Microsystems (05 hrs.)

Evolution of Microsystems, Miniaturization, Applications, Working principles of Microsystems: Introduction to Micro-sensors, Micro-actuation, Example of MEMS with Micro-actuators – Airbag

Chapter 2: Micro-fabrication (10 hrs.)

Different structures used for MEMS devices (combination of Mechanical, electrical), How to create these structures Materials for MEMS and Microsystems: Silicon as a preferred material, Silicon compounds, GaAS, Quartz, Polymers, piezo-resistors; Machining processes (Bulk, Surface and LIGA processes). Unit processes in VLSI, Oxidation, Diffusion, Deposition, Etching, Photolithography

Chapter 3: Sensing Techniques and Examples (10 hrs.)

PZR, PZE, and Capacitive sensing techniques, Modeling, Design and Analysis with example for each technique. Numerical problem for each technique.

Case studies – MEMS resonator, PZR accelerometer (Commercial) (05 hrs.)

Chapter 4: Scaling laws in miniaturization: (04 hrs.)

Introduction to scaling, scaling in geometry, electrostatic forces, EM forces, Electricity, Numerical problems.

Chapter 5: Modeling: Modeling techniques (06 hrs.)

Mathematical modeling, Electrical modeling (Lumped modeling), Mechanical Modeling, MEMS CAD tools. MEMS as Inductor, Capacitor, Micro-Characterization.

Text Book / Reference:

"MEMS and Microsystems – Design and Manufacture", Tai-Ran Hsu, TMH Edition

References:

Micro system Design & quot;, Stephen D. Senturia, Kluwer Academic Publishers, 2001.

Back to Semester 2



Program: VLSI Design & Embedded Systems			
Course Title: Machine learning and Deep Learning Course Code: 25EVEE708		Course Code: 25EVEE708	
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs.	Examination Duration: 3		
	hrs.		

Chapter No. 1: Introduction (05 hrs.)

Introduction What is Machine Learning? Applications of Machine Learning, Types of Machine Learning:

Supervised, Unsupervised and Reinforcement learning, Dataset formats, Basic terminologies.

Chapter No. 2: Supervised Learning (10 hrs.)

Linear Regression, Logistic Regression Linear Regression: Single and Multiple variables, Sum of squares error function, The Gradient descent algorithm, Application, Logistic Regression, The cost function, Classification using logistic regression, one-vs-all classification using logistic regression, Regularization.

Chapter No. 3: Supervised Learning: Neural Network (10 hrs.)

Introduction to perception learning, Implementing simple gates XOR, AND, OR using neural network. Model representation, Gradient checking, Back propagation algorithm, Multi-class classification, Application- classifying digits, SVM.

Chapter No. 4: Unsupervised Learning: Clustering (05 hrs.)

Introduction, K means Clustering, Algorithm, Cost function, Application.

Chapter No. 5: Unsupervised Learning: Dimensionality reduction (05 hrs.)

Dimensionality reduction, PCA- Principal Component Analysis. Applications, Clustering data and PCA.

Chapter No. 6: Machine Learning System Design (05 hrs.)

Evaluating a hypothesis, Model selection, Bias and variance, error analysis, error metrics for skewed classes. Building a Model.

Back to Semester 2



Program: VLSI Design & Embedded Systems			
Course Title: CMOS ASIC Design	1	Course Code: 19EVEE703	
L-T-P: 2-0-1	Credits: 3	Contact Hrs.: 4 hrs./week	
ISA Marks: 67	ESA Marks: 33	Total Marks: 100	
Teaching Hrs.: 24	Exam Duration: 3 hrs.		

Chapter No. 1. Introduction to ASIC (04 hrs.)

ASIC types, design flow, economics of ASIC

Chapter No. 2. ASIC design library and Logic cell (05 hrs.)

Transistor as register, transistor parasitic capacitance, Logic Effort, Data Path Elements, Adders, Multiplier, Sequential logic cells, I/O cell.

Chapter No. 3. Logic Synthesis and Simulation (05 hrs.)

Logic synthesis, FSM synthesis, structural simulation, static timing analysis, delay models

Chapter No. 4. ASIC Construction Floor planning and placement and routing (05 hrs)

Physical Design, System Partitioning, Estimating ASIC size, partitioning methods.

Chapter No. 5. Floor planning and placement and routing (05 hrs)

Floor planning tools, I/O and power planning, clock planning, placement algorithms, iterative placement improvement, Time driven placement methods. Physical Design flow global Routing, Local Routing, Detail Routing, Special Routing, Circuit Extraction and DRC.

Text Books:

- 1. M.J.S. Smith, "Application Specific Integrated Circuits" Pearson Education, 2003.
- Randall L Geiger, Phillip E. Allen, "Noel K.Strader, VLSI Design Techniques for Analog and Digital Circuits", McGraw Hill International Company, 1990.

References:

- 1. Jose E. France, Yannis Tsividis, "Design of Analog-Digital VLSI Circuits for Telecommunication and signal processing", Prentice Hall, 1994.
- 2. Andrew Brown, "VLSI Circuits and Systems in Silicon", McGraw Hill, 1991.
- 3. S.D. Brown, R.J. Francis, J. Rox, Z.G. Uranesic, "Field Programmable Gate Arrays" Kluwer Academic Publishers, 1992.
- 4. Mohammed Ismail and Terri Fiez, "Analog VLSI Signal and Information Processing", McGraw Hill, 1994.
- S. Y. Kung, H. J. Whilo House, T. Kailath, "VLSI and Modern Signal Processing", Prentice Hall, 1985.



Program: VLSI Design & Embedded Systems		
Course Title: Testing & IC Characterization Course Code: 19EVEE704		
L-T-P: 3-0-0	Credits: 3	Contact Hrs: 3 hrs./week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hrs.: 40	Exam Duration: 03 hrs.	

Chapter No. 1. Verification Concepts (08 hrs.)

Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.

Chapter No. 2. System Verilog – Language Constructs (08 hrs.)

System Verilog constructs - Data types: two-state data, strings, And arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, modports.

Chapter No. 3. System Verilog – Classes & Randomization (08 hrs.)

SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.

Chapter No. 4. System Verilog – Assertions & Coverage (08 hrs.)

Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification: Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.

Chapter No. 5. Building Testbench (08 hrs.)

Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface

References:

- 1. System Verilog LRM
- 2. Chris Spear, Gregory J Tumbush SystemVerilog for verification a guide to learning the testbench language features Springer, 2012
- 3. Step-by-Step Functional Verification with SystemVerilog and OVM by Sasan Iman SiMantis Inc. Santa Clara, CA Spring 2008 Tools: 1. NC Verilog, NC Sim, VCSMX for System.

Back to Semester 2



Program: VLSI Design & Embedded Systems			
Course Title: System on Chip Course Code: 24EVEE702			
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week	
ISA Marks: 50	ESA Marks: 50	Total Marks: 100	
Teaching Hours: 40 Hrs.	Examination Duration: 3 hrs.		

Chapter 1: Verification and Technology Options (08 hrs.)

Overview of verification, challenges in verification of SOC, simulation technologies, static technologies, formal technologies, physical verification and analysis, comparing verification options.

Chapter 2: Verification Methodology (08 hrs.)

Verification plans, testbench creation, testbench migration, verification languages, verification device test, system level verification, verification IP reuse, verification approaches

Chapter 3: System level verification (08 hrs.)

System design, system verification, applying the system level test bench , system testbench migration, Bluetooth SOC

Chapter 4: Static Netlist Verification (08 hrs.)

Netlist verification, Bluetooth SOC arbiter, equivalence checking, equivalence checking methodology, RTL to RTL verification, RTL to gate level netlist verification, gate level netlist to gate level, static timing verification and analysis

Chapter 5: SOC Testing (08 hrs.)

Importance of system on chip testing, SOC test issues, FPGA testing: Overview of FPGA, testing approaches, BIST of programmable resources, embedded processor-based testing

Text Books

- 1. Prakash Rashinkar, Peter Paterson, Leena Singh, "SOC Verification –Methodology and Techniques", Springer 2000
- 2. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures", 2008.

Reference books

- 1. J-M. Berge, O. Levia, J. Rouillard: Hardware/Software Co-Design and Co-Verification, Kluwer, 1997.
- **2.** M. L. Bushnell and V. D. Agrawal, Essential of Electronics Testing for Digital, Memory and Mixed-Signal Circuits, Kluwer Academic Publishers, 2001.
- 3. Thomas Kropf, "Introduction to Formal Hardware Verification", Springer 1999.

Back to semester 2



Program: VLSI Design & Embedded Systems		
Course Title: Testing and IC Characterisation		Course Code: 24EVEE704
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40 Hrs.	Examination Duration: 3 hrs.	

Chapter No. 1. Verification Concepts (08 hrs.)

Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.

Chapter No. 2. System Verilog – Language Constructs (08 hrs.)

System Verilog constructs - Data types: two-state data, strings, And arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, modports.

Chapter No. 3. System Verilog – Classes & Randomization (08 hrs.)

SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism. Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.

Chapter No. 4. System Verilog – Assertions & Coverage (08 hrs.)

Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification: Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.

Chapter No. 5. Building Test bench (08 hrs.)

Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface

References:

- 4. System Verilog LRM
- 5. Chris Spear, Gregory J Tumbush SystemVerilog for verification a guide to learning the testbench language features Springer, 2012
- Step-by-Step Functional Verification with SystemVerilog and OVM by Sasan Iman SiMantis Inc.
 Santa Clara, CA Spring 2008 Tools: 1. NC Verilog, NC Sim, VCSMX for System.

Back to Semester 2



Program: VLSI Design & Embedded Systems		
Course Title: Analog and Mixed mode VLSI Circuits		Course Code: 24EVEC704
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40	Examination Duration: 3 hrs.	

Chapter 01: Data Converter Fundamentals: (06 hrs.)

Analog Versus Discrete Time Signals, Converting Analog Signals to Digital Signals, Sample-and-Hold (S/H) Characteristics, Digital-to-Analog Converter (DAC) Specifications, Specifications

Chapter 02: Data Converter Architectures (10 hrs.)

Resistor String, R-2R Ladder Networks, Charge-Scaling DACs, Cyclic DAC, Pipeline DAC.

Chapter 03: ADC Architectures: (16 hrs.)

Flash ADC, The Two-Step Flash ADC, The Pipeline ADC, Integrating ADCs, The Successive Approximation ADC, The Oversampling ADC

Chapter 04: (08 hrs.)

PLL-operating principles, Phase detector, and VCO; Phase frequency Detector, Charge pump models, stability issues, Jitter in PLL.

Text Books

- 1. B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001
- 2. Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 2000

Reference Books

1. Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog circuit Design" Oxford University Press, 2002.

Back to Semester 2



Program: VLSI Design & Embedded Systems		
Course Title: Low Power VLSI Circuits		Course Code: 24EVEE705
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40	Examination Duration: 3 hrs.	

Chapter 1: Introduction to low power VLSI design: (06 hrs.)

Need for Low Power VLSI Chips, sources of power dissipation. Device and Technology impact on Low Power, dynamic power dissipation in CMOS. Power Estimation.

Chapter 2: Power analysis: (06 hrs.)

Simulation Power Analysis, Spice circuits simulator, gate level logic simulator, Probabilistic power analysis

Chapter 3: (06 hrs.)

A new CMOS driver model for transient analysis and power dissipation analysis, low power design of offchip drivers and transmission lines: a branch and bound approach.

Chapter 4: Different levels of power optimization (06 hrs.)

Low Power Design; circuit Level, logic Level, Low Power Architecture.

Chapter 5: (06 hrs.)

Floor plan design with low power considerations, optimal drivers of high-speed low power ic's, retiming, sequential circuits for low power

Chapter 6: Clock Distribution: (06 hrs.)

Low Power Clock distribution, single driver versus distributed buffers. Power management: Power

Performance management, switching activity reduction, parallel architecture.

Chapter 7: Algorithmic level methodologies for power reduction: (06 hrs.)

Algorithm and architectural level methodologies- algorithmic level analysis & optimization, architecture level estimation and synthesis, Current trends

Text Books

- **1.** Gary K. Yeap, "Practical Low Power Digital VLSI Design", KAP, 2002.
- 2. Rabaey, Pedram, "Low power design methodologies" Kluwer Academic, 1997.

Reference Books:

- 1. A. Chandrakasan and R. Brodersen, "Low Power CMOS Design".
- 2. Sung Mo Kang & Yosuf Leblebici, "CMOS Digital Integrated Circuits: Analysis and Design", TMH, 2003 (Third Edition).
- 3. Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, "System-on-chip Test Architectures", 2008.
- 4. Kaushik Roy, Sharat Prasad, "Low-Power CMOS VLSI Circuit Design" Wiley, 2000.

Back to Semester 2



Program: VLSI Design & Embedded Systems		
Course Title: AUTOSAR		Course Code: 24EVEE707
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs./week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 42	Examination Duration: 3 hrs.	

Chapter No. 1: AUTOSAR Fundamentals (08 hrs.)

Evolution of AUTOSAR – Motivations and Objectives AUTOSAR consortium – Stake holders – work Packages, AUTOSAR Partnership, Goals of the partnership, Organization of the partnership, AUTOSAR specification, AUTOSAR Current development status, BSW Conformance classes: ICC1, ICC2, ICC3, and Drawbacks of AUTOSAR.

Chapter No. 2: AUTOSAR layered Architecture (07 hrs.)

AUTOSAR Basic software, Details on the various layers, Details on the stacks Virtual Function Bus (VFB) Concept Overview of AUTOSAR Methodology, Tools and Technologies for AUTOSAR AUTOSAR Application Software Component (SW-C), Types of SW-components AUTOSAR Run Time Environment (RTE): RTE Generation Process: Contract Phase, Generation Phase, MCAL, IO HW Abstraction Layer, Partial Networking, Multicore, J1939 Overview, AUTOSAR Ethernet, AUTOSAR E2E Overview, AUTOSAR XCP, Metamodel, From the model to the process, Software development process.

Chapter No. 3: Methodology of AUTOSAR and Communication in AUTOSAR (10 hrs.)

CAN Communication, CAN FD, CANape, Application Layer and RTE, intra and inter ECU communication, Client-Server Communication, Sender-Receiver, Communication, CAN Driver, Communication Manager (ComM), Overview of Diagnostics Event and Communication Manager

Chapter No. 4: Overview about BSW constituents (05 hrs.)

BSW Constituents: Memory layer, COM and Services layer, ECU abstraction, AUTOSAR, Operating system, Interfaces: Standard interface, AUTOSAR standardized interface, BSW-RTE interface, (AUTOSAR interface), BSW-ECU hardware interface, Complex device drivers and BSW module configuration, AUTOSAR Integration.

Chapter 5: MCAL and ECU abstraction Layer (05 hrs.)

Microcontroller Drivers, Memory drivers: on-chip and off chip drivers, IO drivers(ADC, PWM, DIO), Communication drivers: CAN driver, LIN drivers, Flexrfay

Chapter 6: Service Layer (05 hrs.)

Diagnostic Event Manager, Function inhibits Manager, Diagnostic communication manager, Network management, Protocol data unit router, Diagnostic log and trace unit, COMM manager.

Text Book (List of books as mentioned in the approved syllabus)

1. Ronald K. Jurgen, Infotainment systems, 2007, SAE International, 2007

Back to Semester 2



Program: VLSI Design & Embedded Systems		
Course Title: Mini Project		Course Code: 19EVEW701
L-T-P-SS: 0-0-3	Credits: 3	Contact Hours: 6
CIE Marks: 50	SEE Marks: 50	Total Marks: 100
	Examination Duration: 3 hrs.	

- The project needs to encompass the concepts leant in a courses in the previous semesters, so that
 the student will learn to integrate, the knowledge acquired to provide a solution to the defined
 problem statement of the mini-projects.
- 2. Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas).
 - 1. Embedded systems
 - 2. MEMS
 - 3. VLSI design
 - 4. Image processing
 - 5. Micro controllers
 - 6. Communications
- 3. Time plan: Effort to do the project should be between 50 hours,

Semester End Evaluation (SEE)

Semester end examination (SEE) includes submission of the project report, demonstration of the miniprojects and viva-voce conducted by the external and internal examiner. SEE carries 50% weightage of total marks of mini-projects.

Back to Semester 2



Semester 3:

Program: VLSI Design & Embedded Systems		
Course Title: Internship / Mini Project Course Code: 17EVEI801		Course Code: 17EVEI801
L-T-P: 0-0-8	Credits: 8	Contact Hours: 16/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
	Examination Duration: 3 hrs.	

Internship: 6 weeks of training in any reputed industry. A report has to be made and should be submitted at the end of the training.

OR

Mini-Project 3:

- The project needs to encompass the concepts leant in a courses in the previous semesters, so that the student will learn to integrate, the knowledge acquired to provide a solution to the defined problem statement of the mini-projects.
- 2. Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas).
 - 1. Embedded systems
 - 2. MEMS
 - 3. VLSI design
 - 4. Image processing
 - 5. Micro controllers
 - 6. Communications

Semester End Evaluation (ESA)

Semester end examination (ESA) includes submission of the project report, demonstration of the mini-projects and viva-voce conducted by the external and internal examiner. ESA carries 50% weightage of total marks of mini-projects.

Back to Semester 3



Program: VLSI Design & Embedded Systems		
Course Title: Project Phase I / Minor Project Course Code: 17EVEW801		
L-T-P: 0-0-10	Credits: 10	Contact Hours: 20/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
	Examination Duration: 3 hrs.	

12 weeks duration shall be carried out. Candidates in consultation with the guides shall carryout literature survey / visit to Industries to finalize the topic of dissertation. Evaluation of the same shall be taken up during end of III Semester.

Back to semester 3



Semester 4:

Program: VLSI Design & Embedded Systems		
Course Title: Project Phase II / Major project Course Code: 17EVEW80		Course Code: 17EVEW802
L-T-P: 0-0-20	Credits: 20	Contact Hours: 40 /week
ISA Marks: 50	ESA Marks: 100	Total Marks: 150
	Examination Duration: 3 hrs.	

24 weeks duration. Evaluation shall be taken during the end of the IV Semester. Need to present three reviews during the project work. Evaluation shall be taken up during the end of IV Semester. At the end of the Semester Project Work Evaluation and Viva-Voce Examinations will be conducted.

Back to Semester 4

