

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 1 of 144 Batch: 2023-27

Curriculum Structure and Curriculum Content for the Academic Batch – 2023-27

School /Department: Electrical & Electronics

Program: Electronics Engineering (VLSI Design & Technology)
--

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 2 of 144 Batch: 2023-27

Table of Contents

Curriculum Structure-Overall.....	3
Curriculum Structure-Semester wise	5
Semester - I.....	5
Semester - II.....	6
Semester- III.....	7
Semester- IV	8
Semester- V	9
Semester- VI	10
Semester- VII	11
Semester- VIII	12
List of Open Electives.....	13
List of Program Electives	13
Curriculum Content- Course wise	174

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 3 of 144 Batch: 2023-27

Curriculum Structure-Overall

Semester	Total Program Credits: 180							
Course with course code	I	II	III	IV	V	VI	VII	VIII
	Single Variable Calculus (18EMAB101)	Multivariable Calculus (18EMAB102)	BS: Integral Transforms and Statistics (15EMAB203)	BS: Linear Algebra & Partial Differential Equations (15EMAB208)	PC10: CMOS VLSI Design (24EVTC301)	Physical Design Analogs (24EVTC307)	CMOS ASIC Design 25EVTC401 (1-0-2)	PSE Elective 6 (22EVTExxx) 3 credits
	Engineering Physics (15EPHB101)	Engineering Chemistry (15ECHB102)	ES1: Corporate Communication (24EHSA201)	ES2: Problem Solving & Analysis (24EHSA202)	PC11: Semiconductor Device Physics (25EVTC312)	PC14: VLSI Fabrication Technology (24EVTC308)	PSE Elective 2 (24EVTExxx) 3 credits	Open Elective 1 (22EVTExxx) 3 credits
	Engineering Mechanics (15ECVF101)	Problem Solving with Data Structures (18ECSP102)	PC1: Circuit Analysis (23EVTC201)	ES4: Control Systems (24EVTC212)	PC12: Machine Learning & Deep Learning (24EVTC303)	System Verilog for Verification (24EVTC309)	PSE Elective 3 (24EVTExxx) 3 credits	Project Work 25EVTW402 (0-0-11)
						Gen AI (24EVTC310)		
	C Programming for Problem solving (18ECSP101)	Engineering Exploration (15ECRP101)	PC2: Analog Electronic Circuits (23EVTC202)	PC5: Linear Integrated Circuits (24EVTC206)	PC13: Computer Architecture (24EVTC311)	PSE Elective 1 (24EVTExxx)	PSE Elective 4 (24EVTExxx) 3 credits	Internship-Training (25EVTI493) (0-0-6) Internship-Project (25EVTW494)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 4 of 144 Batch: 2023-27

								(0-0-11)
	Basic Electrical Engineering (18EEEF101)	Basic Electronics (18EECF101)	PC3: Digital Circuits (23EVTC203)	PC6: Electromagnetic Fields and Waves (24EVTC211)	Digital Signal Processing (25EVTC305)	P2: Minor Project (24EVTW302)	PSE Elective 5 (24EVTExxx) 3 credits	
	Social Innovation (15EHSP101)	Basic Mechanical Engg (15EMEF101)	PC4: Signals & Systems (23EVTC204)	PC7: ARM Processor & Applications (24EVTC210)	Analog Integrated Circuit Design (25EVTC306)	H3: Professional Aptitude and Logical reasoning. (16EHSC301)	P3: Senior Design Project 25EVTW401 (0-0-6)	
	Engineering Physics Lab (16EPHP101)	Professional Communication (15EHSH101)	PCL1: Digital Circuits Lab (23EVTP201)	PC8: Digital IC Design (24EVTC209)	PCLx: CMOS VLSI Circuits Lab (24EVTP301)	ES4: Industry Readiness & Leadership Skills (23EHSA304)	CIPE (15EHSC402) Audit	
			PCL2: Analog Electronic Circuits Lab (23EVTP202)	PCL3: LIC Lab (23EVTP203) ARM Microcontroller Lab (24EVTP204)	P1: Mini Project (24EVTW301)			

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 5 of 144 Batch: 2023-27

			ES2: Microcontroller Architecture & Programming (24EVTF201) C Programming for Problem Solving (Dip) (24EVTF205)	PCL3: Data Structure Applications Lab (23EVTF203) PCL3: Problem with Data Structure (Diploma) (24EVTF206)	ES3: Arithmetical Thinking & Analytical Reasoning (23EHSA303)			
Credits	21	23	25	25	25	23	21	17

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 6 of 144 Batch: 2023-27

Curriculum Structure-Semester wise

Semester - I

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	18EMAB101	Single Variable Calculus	BS	4-1-0	5	6	50	50	100	3 hrs
2	22ECHB102	Engineering Chemistry	BS	3-0-0	3	3	50	50	100	3 hrs
3	15ECVF101	Engineering Mechanics	ES	4-0-0	4	4	50	50	100	3 Hrs
4	18ECSP101	C Programming for Problem solving	ES	0-0-3	3	6	80	20	100	3 hrs
5	18EEEF101	Basic Electrical Engineering	ES	3-0-0	3	3	50	50	100	3 Hrs
6	20EHSP101	Design Thinking for Social Innovation	HSS	0-1-1	2	4	80	20	100	3 Hrs
7	15EHS101	Professional Communication	HSS	1-1-0	2	3	50	50	100	3 Hrs
Total				15-3-4	22	31	440	260	700	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 7 of 144 Batch: 2023-27

Semester - II

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	18EMAB102	Multivariable Calculus	BS	4-1-0	5	6	50	50	100	3 Hrs
2	22EPHB101	Engineering Physics	BS	3-0-0	3	3	50	50	100	3 Hrs
3	22ECRP101	Engineering Exploration	ES	0-0-3	3	6	80	20	100	3 Hrs
4	18ECSP102	Problem Solving with Data Structures	ES	0-0-3	3	6	80	20	100	3 Hrs
5	18EECF101	Basic Electronics	ES	4-0-0	4	4	50	50	100	3 Hrs
6	22EMEF101	Basic Mechanical Engineering	ES	2-1-0	3	4	50	50	100	3 Hrs
7	21EPHP101	Applied Physics Lab	BS	0-0-1	1	2	80	20	100	3 Hrs
TOTAL				13-2-7	22	29	410	290	700	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 8 of 144 Batch: 2023-27

Semester- III

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	15EMAB203	Integral Transforms and Statistics	BS	4-0-0	4	4	50	50	100	3 hours
2	24EHSA201	Corporate Communication	ES	0-0-0	0	4	100	--	100	3 hours
3	23EVTC201	Circuit Analysis	PC	4-0-0	4	4	50	50	100	3 hours
4	23EVTC202	Analog Electronic Circuits	PC	4-0-0	4	4	50	50	100	3 hours
5	23EVTC203	Digital Circuits	PC	4-0-0	4	4	50	50	100	3 hours
6	23EVTC204	Signals & Systems	ES	4-0-0	4	4	50	50	100	2 hours
7	23EVTP201	Digital Circuits Lab	PC	0-0-1	1	2	80	20	100	2 hours
8	23EVTP202	Analog Electronic Circuits Lab	PC	0-0-1	1	2	80	20	100	2 hours
9	24EVTF201		ES	2-0-1	3	4	50	50	100	2 hours

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 9 of 144 Batch: 2023-27

	24EVTF205	Microcontroller Architecture & Programming C Programming for problem solving (Dip)		0-0-2	2	4	80	20		
TOTAL				22-0-3	25	36	590	310	900	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 10 of 144 Batch: 2023-27

Semester- IV

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	15EMAB208	Linear Algebra & Partial Differential Equations	BS	4-0-0	4	4	50	50	100	3 hours
2	24EHSA202	Problem Solving & Analysis	ES	0-0-0	0	4	100	--	100	3 hours
3	24EVTC212	Control Systems	PC	4-0-0	4	4	50	50	100	3 hours
4	24EVTC206	Linear Integrated Circuits	PC	4-0-0	4	4	50	50	100	3 hours
5	24EVTC211	Electromagnetic Fields and Waves	PC	3-0-0	3	3	50	50	100	3 hours
6	24EVTC210	ARM Processor & Applications	PC	3-0-0	3	3	50	50	100	3 hours
7	24EVTC209	Digital IC Design	PC	1-0-2	3	4	50	50	100	2 hours
8	23EVTP203	LIC Lab	PC	0-0-1	1	2	80	20	100	2 hours
9	24EVTP204	ARM Microcontroller Lab	PC	0-0-1	1	2	80	20	100	2 hours
10	23EVTF203	Data Structure Applications Lab	ES	0-0-2	2	4	80	20	100	2 hours

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 11 of 144
			Batch: 2023-27

11	24EVTF206	Problem Solving with Data Structure (Diploma)		0-0-3	3	6				
TOTAL				20-0-5	25	34	640	360	1000	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 12 of 144 Batch: 2023-27

Semester- V

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	24EVT301	<u>CMOS VLSI Design</u>	PC	4-0-0	4	4	50	50	100	3 hours
2	25EVT312	<u>Semiconductor Device Physics</u>	PC	3-0-0	3	3	50	50	100	3 hours
3	25EVT306	PSE Elective 1 <u>Machine Learning</u>	PC	2-0-1	3	4	67	33	100	3 hours
4	25EVT311	<u>Computer Architecture</u>	PC	2-0-1	3	4	67	33	100	3 hours
5	25EVT305	<u>Digital Signal Processing</u>	PC	3-0-0	3	3	50	50	100	3 hours
6	25EVT306	<u>Analog Integrated Circuit Design</u>	PC	1-0-2	3	5	67	33	100	3 hours
7	24EVT301	PCLx: <u>CMOS VLSI Design Lab</u>	PC	0-0-1	1	2	80	20	100	2 hours
8	24EVTW301	P1: <u>Mini Project</u>	PW	0-0-3	3	6	50	50	100	2 hours
9	23EHS303	ES3: <u>Arithmetical Thinking & Analytical Reasoning</u>	Audit	0-0-0	Audit	1	100	--	100	3 hours
TOTAL				15-0-8	23	34	580	320	900	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 13 of 144 Batch: 2023-27

Semester- VI

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	24EVTC307	<u>Physical Design-Analog</u>	HC	1-0-2	3	4	67	33	100	3 hours
2	25EVTC308	PC14: <u>VLSI Fabrication Technology</u>	PC	3-0-0	3	3	50	50	100	3 hours
3	24EVTC309	<u>System Verilog for Verification</u>	PC	1-0-2	3	4	67	33	100	3 hours
4	25EVTE307	PSE Elective 2 <u>GEN AI</u>	PC	2-0-1	3	4	60	40	100	3 hours
5	24EVTExxx	PSE Elective 3 →	PE	3-0-0	3	3	50	50	100	3 hours
6	24EVTW302	P2: <u>Minor Project</u>	PW	0-0-6	6	12	50	50	100	2 hours
7	16EHSC301	H3: <u>Professional Aptitude and Logical reasoning</u>	HC	3-0-0	3	3	50	50	100	3 hours
8	23EHSA304	ES4: <u>Industry Readiness & Leadership Skills</u>	ES	0-0-0	Audit	1	25	75	100	3 hours
TOTAL				13-0-11	24	33	485	315	800	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 14 of 144 Batch: 2023-27

Semester- VII

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	25EVTC401	PC16: CMOS ASIC Design	PSC	1-0-2	3	5	50	50	100	3 hours
2	22EVTExxx	PSE Elective 2	PSE	3-0-0	3	3	50	50	100	3 hours
3	22EVTExxx	PSE Elective 3	PSE	3-0-0	3	3	50	50	100	3 hours
4	22EVTExxx	PSE Elective 4	PSE	3-0-0	3	3	50	50	100	3 hours
5	22EVTExxx	PSE Elective 5	PSE	3-0-0	3	3	50	50	100	3 hours
6	24EVTW401	P3: Senior Design Project	PW	0-0-6	6	12	50	50	100	3 hours
7	15EHSC402	CIPE & EVS	M	2-0-0	Audit	2	50	50	100	3 hours
TOTAL				15-0-6	21	29	350	350	700	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 15 of 144 Batch: 2023-27

Semester- VIII

No	Code	Course	Category	L-T-P	Credits	Contact Hours	ISA	ESA	Total	Exam Duration (in hrs)
1	24EVTE	PSE Elective 6	PSE	3-0-0	3	3	50	50	100	3 hours
2	24EVTO	Open Elective 1	OE	3-0-0	3	3	50	50	100	3 hours
OR										
3	24EVTI493	Internship- Training	PRJ	0-0-6	6	12	50	50	100	3 hours
And										
	24EVTW494	Internship- Project	PRJ	0-0-11	11	22	50	50	100	3 hours
OR										
4	24EVTW402	Project Work	PRJ	0-0-11	11	22	50	50	100	3 hours
TOTAL				6-0-11	17	28	150	150	300	
Semester	I	II	III	IV	V	VI	VII	VIII	Total	
Credits	22	22	25	25	25	23	21	17	180	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 16 of 144 Batch: 2023-27

List of Program Electives VI

Sr.No	Name of the Course	Course Code
1.	<u>Communication Systems</u>	24EVTE301
2.	Computer Communication Networks I	24EVTE302
3.	<u>Embedded Intelligent Systems</u>	24EVTE303
4.	<u>Advanced IC packaging</u>	24EVTE304
5.	<u>Automotive Electronics</u>	24EVTE305

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 17 of 144 Batch: 2023-27

Curriculum Content- Course wise

Program: Electronics Engineering (VLSI Design & Technology)		Semester: I
Course Title: Single Variable Calculus		Course Code: 18EMAB101
L-T-P: 4-1-0	Credits: 5	Contact Hours: 5 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I 1. Functions, Graphs and Models Functions, types of functions, transformations and models (Linear, exponential, trigonometric). MATLAB: Graphing functions, Domain-Range and Interpreting the models 2. Calculus of functions and models Limit of a function, Infinite limits- graph, Continuity and discontinuity, Intermediate value theorem statement, Roots of the equation using Bisection Method and Newton- Raphson Method Interpretation of derivative as a rate of change, All the rules of derivatives (List only), Maxima, Minima and optimization problems. Curvature and Radius of Curvature, Indeterminate forms, L-Hospital's rule-Examples MATLAB: optimization problems. Curvature problems		
Unit II 3. Infinite Series Definition, Convergence of series, Tests of convergence – p-series, Alternating series. Power series, radius of convergence, Taylor's and Maclaurin's series, Applications of Taylor's and Maclaurin's series MATLAB: Convergence of series 4. Integral calculus Tracing of standard curves in Cartesian form, Parametric form and Polar form; Beta and gamma function, relation between them, evaluation of integrals using Beta and gamma functions; Applications to find arc length, Area, Volume and surface area (Cartesian, parametric and polar curves). Approximate integration- Trapezoidal rule, Simpson's 1/3 rule MATLAB: problems on arc length, area, volume and surface area		
Unit III 5. Ordinary differential equations of first order (a) Introduction to Initial Value problems. Linear and Bernoulli's equations, Exact equations and reducible to exact form, Numerical solution to Initial Value problems-Euler's method, Modified Euler's method and Runge-Kutta method		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 18 of 144 Batch: 2023-27

(b) Applications of first order differential equations-Orthogonal trajectories growth and decay problems, mixture problems, Electrical circuits, falling bodies.

MATLAB: Solve differential equations

Text Books

1. Early Transcendentals Calculus- James Stewart, Thomson Books, 7ed 2010.

Reference Books:

1. Calculus Single and Multivariable, Hughes-Hallett Gleason, Wiley India Ed, 4ed, 2009.
2. Thomas Calculus, George B Thomas, Pearson India, 12ed, 2010

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 19 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: I
Course Title: Engineering Chemistry		Course Code: 22ECHB102
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I		
1. Chemical Bonding and Molecular Structure		
Chemical bonding – Types, Ionic bond: Formation of NaCl molecule, factors influencing the formation of ionic bond – ionization energy, electron affinity and lattice energy, Born–Haber’s cycle, calculation of lattice energy of NaCl molecule and properties of ionic compounds; Covalent bond: atomic orbital theory – formation of H₂ molecule, polar and nonpolar covalent bonds – H₂ and HCl molecules, dipole moment, calculation of percentage of ionic character and properties of covalent compounds. Hybridization: sp, sp² and sp³ hybridization - geometry of BeF₂, BF₃ and CH₄ molecules. VSEPR Theory: regular and irregular geometry, geometry of SnCl₂, NH₃ and H₂O molecules.		
2. Electrochemical Energy Systems		
Electrode potential, Nernst equation; Formation of a cell; Reference electrodes: Calomel electrode - determination of electrode potential; Numerical problems on E, E_{cell} and E⁰_{cell}. Batteries: classification, characteristics, Lead - acid battery and Lithium ion battery. Fuel cells: Types of fuel cells; Methanol - Oxygen fuel cell.		
3. Polymer Chemistry		
Polymers, properties, classification, free radical mechanism of addition polymerization by taking ethylene as an example. Commercial polymers: plexi glass and polyurethane. Polymer composites: carbon fibre and epoxy resin – synthesis, properties and applications. Conducting polymers: Polyaniline – synthesis, mechanism of conduction in doped polyaniline and its applications.		
Unit II		
4. Plating Techniques		
Technological importance of plating techniques, Types of plating, Electroplating: Definition, electroplating of Gold by acid cyanide bath, determination of Throwing Power of plating bath by Haring Blum cell and numerical problems. Electroless plating: advantages of electroless plating over electroplating, electroless plating of Copper and its application in the manufacture of printed circuit board (PCB).		
5. Wafer Technology		
Introduction, physical and chemical properties of silicon, metallurgical grade silicon, purification of silicon; chemical vapor deposition (CVD) process, zone refining process. Crystal growth: preparation of single crystal silicon by Czochralski crystal pulling technique and numerical problems. Crystal slicing and wafer preparation; Fabrication process: thermal oxidation,		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 20 of 144 Batch: 2023-27

diffusion, ion implantation, numerical problems, epitaxial growth, masking, photolithography; wet etching and dry etching.

6. Material Chemistry

Liquid crystals: classification of liquid crystals, applications of liquid crystals in display systems. Glass: properties, smart glass: electrochromic, thermochromic and photochromic smart glass - properties and applications. Thermoelectric and Piezoelectric materials - meaning, properties and applications.

Text Books

1. A text Book of Engineering Chemistry, 1st edition, Dara. S. S, S. Chand and Co. Ltd., 2009, New Delhi.
2. A text Book of Engineering Chemistry, 16th edition, Jain P.C and Jain M, Dhanpat Rai Publications, 2006, New Delhi.
3. Engineering Chemistry, 3rd Edition, Krishnamurthy. N., Vallinayaga. P. and Madhavan. D., PHI/E- Books Premium, 2014.

Reference Books:

1. Text book of Inorganic Chemistry, P. L. Soni, Sultan Chand, 1999, New Delhi.
2. Inorganic chemistry: Principles of structure and reactivity, , 4th Edition, James E. Huheey, Ellen A. Keiter, Richard L. Keiter, Okhil K. Medhi, Dorling Kindersley (India) Pvt. Ltd., 2006, New Delhi.
3. Concise Inorganic Chemistry ELBS, 5th Edition, J.D. Lee, Wiley, 2008, New York.
4. Hand book of batteries, 3rd edition, David Linden, Thomas B Reddy, McGraw Hill publications, 2001, New York.
5. Polymer Science, 6th edition, Gowariker V.R, Viswanatan N.V, Sreedhar J., New Age International (P) Ltd., 2007, New Delhi.
6. Text Book of Polymer Science, 3rd edition, Fred W. Billmeyer, John Wiley and Son's, 1984, New York.
7. VLSI Technology, 2nd Edition, S. M. Sze, McGraw-Hill Series in Electrical and Computer Engineering, 1998, New York.
8. Solid State Devices & Technology, 4th Edition, V. Suresh Babu, Sanguine Technical Publishers, 2005, Bangalore.
9. Materials Science and Engineering: An introduction, 9th Edition, Callister William D, John Wiley and Sons, 2007, New York.
10. Instrumental Methods of Chemical Analysis, 5th edition, Gurdeep R Chatwal, Sham K Anand, Himalaya Publishing House, Pvt. Ltd, 2010, Mumbai.

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 21 of 144 Batch: 2023-27

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 22 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: I
Course Title: Engineering Mechanics		Course Code: 15ECVF101
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I		
1. Overview of Civil Engineering		
Civil engineering and its Specializations. Role of the civil engineer as regards the health of the environment and society, water resource managers, transportation Engineers, Structural Engineers, and construction project managers.		
2. Coplanar concurrent force system		
Introduction to Engineering Mechanics: Basic idealizations – Particle, Continuum, Body, Rigid body, Deformable body, Definition of force and its elements; Laws of Mechanics – Parallelogram law of forces, Principle of transmissibility, Law of Superposition, Newton’s laws of motion. Classification of force systems Resultant of coplanar concurrent force system: Definitions – Resultant, composition & Resolution of a force, Equilibrium, Equilibrant, Formulae for resultant of forces and resolution of a force. Numerical problems on resultant of forces. Equilibrium of coplanar concurrent force system: Conditions of equilibrium, Action & Reaction, Free body diagram, Lami’s theorem. Numerical problems on equilibrium of forces.		
3. Coplanar non-concurrent force system (resultant)		
Resultant of a force system: Moment, moment of a force, couple, moment of a couple, Characteristics of couple, Equivalent force-couple system, Numerical problems on moment of forces and couples, on equivalent force-couple system. Varignons principle of moments, Resultant of coplanar- non-concurrent force systems and numerical problems.		
4 Coplanar Non - Concurrent force System (Equilibrium)		
Conditions of equilibrium, types of support and loading for a statically determinate beam, Reactions at support connections, Numerical problems on equilibrium of force systems and support reactions for a statically determinate beam.		
5. Friction		
Introduction, types of friction, definition, limiting friction, coefficient of friction, laws of Coulomb friction, angle of friction and angle of repose, cone of friction. Wedge theory. Numerical problems on, impending motion on horizontal and inclined planes (including connected bodies); wedge friction and Ladder friction.		
6. Simple Stress and Strain		
Introduction, Properties of Materials, Stress, Strain, Elasticity, Elastic limit, Hooke’s law & Young’s modulus, Stress – Strain Diagram for structural steel, working stress and Factor of safety. Deformation of a bar due to force acting on it. Law of super position. Stresses in bars of uniform & varying cross sections. Composite sections. Problems connected to above topics.		
Unit III		
7. Centroid of Plane Figures		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 23 of 144 Batch: 2023-27

Introduction, Definition, Methods of determining the centroid, axis of reference, axis of symmetry, Locating the centroid of simple plane figures (triangle, semicircle, quadrant of a circle and sector of a circle etc.,) using method of integration, Numerical problems on Centroid of simple built-up sections.

8. Second moment of area (Plane figures)

Introduction, Definition, Method of determining the second moment of area, Section Modulus, Radius of gyration, perpendicular and Parallel axis theorems, Polar second moment of area, second moment of area of simple plane figures (triangle, rectangle, semicircle, circle etc.,) using method of integration, Numerical problems on MI of simple built-up sections.

Text Books

1. Bhavikatti, S.S., Engineering Mechanics, 6th., New Age International Pub. Pvt. Ltd., New Delhi, 2018
2. Kumar, K.L., Veenu Kumar., Engineering Mechanics, 4th, Tata McGraw Hill Publishing Company, New Delhi, 2017
3. Jagadeesh, T.R. and Jayaram, Elements of Civil Engineering, 1ed, Sapna Book House, Bangalore, 2006

Reference Books:

1. Beer, F.P. and Johnston, R., Vector Mechanics for Engineers: Statics and dynamics, 12Ed., McGraw Hill Company, New York, 2019
2. Singer, F.L., Engineering Mechanics, 3Ed., Harper Collins, 1994
3. Timoshenko, S.P. and Young D.H., Engineering Mechanics (In SI Units), 5Ed., McGraw Hill Publishing Company, New Delhi, 2017
4. Irving H Shames, G Krishna Mohana Rao, Engineering Mechanics Statics and dynamics, 4Ed., Prentice-Hall of India Pvt. Ltd, New Delhi, 2005
5. Ramamrutham, S., Engineering Mechanics, Dhanpat Rai Publishing Co., New Delhi, 2016

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 24 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: I
Course Title: Problem Solving with Data Structures		Course Code: 18ECSP102
L-T-P: 0-0-3	Credits: 3	Contact Hours:6 hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: 78Hrs	Examination Duration: 3 Hrs	
Pointers, Structures and Files		
Recap of basics: Pointers ,Structures; Self-referential structures, dynamic memory management Files – File manipulation programs		
Stacks and Recursion		
Stack: Definition, Operations, Stack ADT Implementation of stack operations. Applications of stack.Recursion- Need for Recursion and problems on Recursion.		
Queues		
Queue: Definitions of Linear, Circular queues, Queue ADT Linear and circular queue operations Definition and working of Priority queue, Double ended queue; Applications of queues.		
Lists		
Concept of lists and dynamic memory management lists, definitions and representations: singly, doubly, circular lists. Dynamic Implementation of lists and its operations, Applications of linked lists		
Binary trees		
Binary Tree: Definition, Terminology and representation, Tree Traversals both recursive and iterative. Binary Search Tree and its applications.		
Text Books		
1. Data Structures with C -- Seymour Lipschutz, Schaum's Outline Series 2. Data Structures Using C and C++ -- Langsam and Tanenbaum, PHI Publication 3. Data Structures Through C -- Yashavant P Kanetkar, BPB Publication		
Reference Books:		
1. B W Kernighan, D M Ritchie, The Programming language C, 2ed, PHI, 2004. 2. B S Gottfried, Programming with C, 2ed, TMH, 2006. 3. B.A. Forouzan, R.F. Gilberg, A Structured Program Approach Using C, 3ed, CENGAGE Learning, 2008.		

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 25 of 144 Batch: 2023-27

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 26 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)			Semester: I	
Course Title: Design Thinking for Social Innovation			Course Code: 20EHSP101	
L-T-P: 0-1-1		Credits: 2		Contact Hours:3 hrs/week
ISA Marks: 80		ESA Marks: 20		Total Marks: 100
Teaching Hours: 28Hrs		Examination Duration: 3 Hrs		
Module		Topics	Assignments	Support activities / Tools
KNOWLEDGE, TOOLS & DEVELOPMENT	Course sensitization	1. Introduction to Social Innovation: - Awakening social consciousness (www.yourstory.com) - Social Innovation and Leadership - Engineering& Social innovation (EPICS) (Connecting SI Course to Mini Project, Capstone Project, Campus Placements) - Course Overview Students’ Self Introduction Activity - Group formation Activity	Reading assignments - Read the handout on “The Process of Social Innovation” by Geoff Mulgan - Design thinking for Social Innovation Written Assignments Writing about Akshaya Patra in class. (Background information about Akshaya patra and the Social Cuase it is addressing) Brainstorming Session on Social Innovators in Class	- Class activity on Behavioral Blocks to Innovation Discussion on the behavioural blocks. Introducing oneself with three Adjectives- Appreciating diversity and discovering self Group Formation Activity (Forming square) (Making four equilateral triangles out of popsicle sticks to enhance group cohesiveness amongst the group mates)
	Create Mindsets	Seven Mindsets: 1. Empathy (Example of The Boy and the Puppies) 2. Optimism (Person Paralyzed waist down / Glass Halh full Half Empty) 3. Iteration (Thomas Alva Edison) 4. Creative Confidence (Origamy – Josef Albers) 5. Making it 6. Embracing Ambiguity	Reading assignments Handout on “ Create Mindsets”	(How to train the Dragon? Common Video for all the mindsets) Watching in Class TED Talk on “How to build your Creative Confidence by David Kelley – IDEO Founder)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 27 of 144 Batch: 2023-27

	(Confusion is the Welcome doormat at the door of Creativity) 7. Learning from Failure (Designing Website first and then asking the stakeholders about the website) (Spending one lakh for the business which is never launched)		
Process of Social Innovation			
	Engage Community study and Issue Identification	<u>Reading assignments</u> - Handout on Community Study and Issue Identification - Case Study on “EGramSeva” - Case Study on “Janani Agri Serve” <u>Class Presentations</u> - Initial observations being made by the group (Literature Survey of Places of Hubli- Dharwad) www.readwhere.com - Detailed interaction / engagements with the society and finalize the social issue for intervention Use template 1: Frame your Design Challenge	- Activity on Observation skills To know how to use one’s observation skills in understanding the social conditions - Experience sharing by senior students - Brainstorming Deliberations on the initial observations and arrive at the “Social Issue” - Familiarization of the respective templates with the help of sample case study
	PEER REVIEW		
	2. Inspiration - Plan for the Research - Development of Interview guide - Capture your Learnings	<u>Reading assignments</u> - Handout on Overview of Inspiration <u>Class Presentations</u> - Entirety of the Social Issue - Identification of the Stake Holders	Familiarization of the respective templates with the help of sample case study

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 28 of 144 Batch: 2023-27

			(Examples on Fluorescent Curtain and Students' Punctuality for Class) - Interview Questions (Role Play on Interview with Stakeholders) - Category wise Learnings capture Use template 2: Plan your Research Template 3. Development of Interview Guide Template 4. Capture your Learning	
		3. Ideation 3.1 Synthesis - Search for meaning - Create "How might we" question	<u>Reading assignments</u> - Handout on Overview of Ideation-Synthesis <u>Class Presentations</u> - Create insights "How might we" questions Use template 5: Create Insights Template 6: Create "How Might We" Questions	Familiarization of the respective templates with the help of sample case study
		3.0 Ideation 3.2 Prototyping - Generate Ideas - Select Promising Ideas - Determine what to prototype - Make your prototype - Test and get feedback	<u>Reading assignments</u> - Handout on Overview of Ideation-Prototyping <u>Class Presentations</u> - Story board-demonstrating the possible solutions Use template 7: Select your best ideas Template 8 : Determine what to prototype	- Brain storming - Familiarization of the respective templates with the help of sample case study - Activity on Risk management - Activity on Resource management - Structure building games

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 29 of 144 Batch: 2023-27

PEER REVIEW				
		4.0 Implementation - Create an action plan - Community Partners (if any) - Budgeting & Fundraising - Peer to Peer - Crowd Funding - Giving Kiosks - Donation - Envelop Funding - Marathons/ Walkathons - Conducting Yoga Classes (www.causevox.com / www.blog.fundly.com) - Duration - Ethical concerns - Launch your solution - Feedback (Impact)	<u>Reading assignments</u> - Handout on Overview of Implementation <u>Class Presentations</u> - Pilot implementation plan with required resources and Budget indicating stake holders & their enagement	Familiarization of the respective templates with the help of sample case study
		5.0 Reflect Reflection of the overall learning by the students	<u>Reading assignments</u> Handout on Overview of students Reflection Use template 9: Reflection on the Process <u>Class Presentations</u> Final Presentation- After Implementation	Familiarization of the respective templates with the help of sample case study

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 30 of 144 Batch: 2023-27

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 31 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: I
Course Title: Basic Electrical Engineering		Course Code: 18EEEF101
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Overview of Electrical Engineering Specialization, scope & role, impact of Electrical Engineering on national economy, environment, Sources of generation, sustainability, challenges and opportunities for electrical engineers, electrical engineering marvels, future challenges. DC Circuits Voltage and current sources, Kirchoff's current and voltage laws, loop and nodal analysis of simple circuits with dc excitation. Time-domain analysis of first-order RL and RC circuits. AC Circuits Representation of sinusoidal waveforms, peak and rms values, phasor representation, real power, reactive power, apparent power, power factor. Analysis of single-phase series and parallel R-L-C ac circuits. Three-phase balanced circuits, voltage and current relations in star and delta connections. power measurement using two watt meters		
Unit II Electrical Actuators Electromagnetic principles, Solenoid, Relays, classification of Electric motors, DC motors-shunt, series, compound, separately excited, PMDC motors – Speed Control, Stepper Motors, BLDC motors, three phase induction motor, Characteristics and applications, selection of motors for various applications. Power Electronics (Text1, chapter 45) Introductory, Thyristor, Some thyristor circuits, Limitations to thyristor operation, The thyristor in practice, The fully controlled AC/DC converter, AC/DC inversion, Switching devices in inverters, Three-phase rectifier networks, The three-phase fully controlled converter, Inverter-fed induction motors, Soft-starting induction motors, DC to DC conversion switched-mode power		
Unit III Electrical Wiring, Safety and protection(Ref :Text3-page 1 to 10) Types of wires and cables for internal wiring, Types of switches and Circuits, Types of wiring, Safety precautions and rules in handling electrical appliances, Electric shock, first aid for electrical shocks, Importance of grounding and earthing, Methods for earthing, Fuses, MCB, ELCB and Relays, Lockout and Tagout, Electrical Codes and Standards. Batteries: Basics of lead acid batteries, Lithium Ion Battery , Battery storage capacity, Coulomb efficiency, Numerical of high and low charging rates, Battery sizing. Numericals.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 32 of 144 Batch: 2023-27

Text Books

1. Hughes, Electrical & Electronic Technology, 8th , Pearson Education, 2001
2. P C Sen, Principals of Electrical Machines and Power Electronics, 2nd, Wiley Publications
3. Gilbert M Masters, Renewable and efficient Electrical Power systems, Published by John Wiley & Sons 2004 edition
4. Frank D. Petruzella, Electric Motors and Control Systems, McGraw Hill Education Private Limited 2009 Edition

Reference Books:

1. D C Kulshreshtha, Basic Electrical Engineering, Mc Graw Hill Publications
2. David G Alciatore and Michel B Hstand, Introduction to Mechatronics and Measurement Systems, 3rd, Tata McGraw Hill Education Private Limited, New Delhi., 2005
3. Vincent Del Toro, Electrical Engineering Fundamentals, 2nd edition Prentice Hall India

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 33 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: I
Course Title: Professional Communication		Course Code: 15EHS101
L-T-P: 1-1-0	Credits: 2	Contact Hours: 3 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 42Hrs	Examination Duration: 3 Hrs	
List of Experiments		
Chapter No. 1. Basics- English Communication Course Introduction, Explanation of template mix-ups with correct usages & necessity of grammar in error detection, Usage of tenses		
Chapter No. 2. Vocabulary and grammar Vocabulary, Word Formation and Active and Passive Voice		
Chapter No. 3. Bouncing Practice Definition and types of bouncing and its practice with examples, reading skills, free style speech. Individual presentation.		
Chapter No. 4. Rephrasing and Structures Comprehension and Rephrasing, PNQ Paradigm and Structural practice.		
Chapter No. 5. Dialogues Introduction of dialogues, Situational Role plays.		
Chapter No. 6. Business Communication Covering letter, formal letters, Construction of paragraphs on any given general topic.		
Reference Books: 1. Collins Cobuild Advanced Learner's English Dictionary 2. Raymond Murphy - Intermediate English Grammar, Cambridge University Press 3. Martin Hewings- Advanced English Grammar, Cambridge University Press.		

[Back to Semester I](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 34 of 144 Batch: 2023-27

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 35 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: Multivariable calculus		Course Code: 18EMAB102
L-T-P: 4-1-0	Credits: 5	Contact Hours: 5 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Partial differentiation Function of several variables, Partial derivatives, Level curves, Chain rule, Errors and Approximations. Extreme value problems. Lagrange's multipliers. Double integrals Double integrals- Rectangular and polar coordinates, Change the order of integration. Change of variables, Jacobian. Application of double integrals MATLAB: optimization problems, application of double integrals		
Unit II Triple integrals Triple integrals, Cartesian, change to Cylindrical and Spherical coordinates Application of Triple integrals Calculus of Vector Fields Vector fields, Gradient and directional derivatives. Line and Surface integrals. Independence of path and potential functions. Green's theorem, Divergence of vector field, Divergence theorem, Curl of vector field. Stokes theorem. MATLAB: application of Triple integrals, Vector calculus problems		
Unit III Differential equations of higher orders - Linear differential equations of second and higher order with constant coefficients. The method of Variation of parameters. Initial and boundary value problems. - Applications of second order differential equations-Newton's 2nd law, electrical circuits, Simple Harmonic motion. Series solution of differential equations. Validity of Series solution of Differential equations. MATLAB: application of differential equations		
Text Books Early Transcendentals Calculus- James Stewart, Thomson Books, 7ed 2010.		
Reference Books: - Calculus Single and Multivariable, Hughes-Hallett Gleason, Wiley India Ed, 4ed, 2009. - Thomas Calculus, George B Thomas, Pearson India, 12ed, 2010		

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 36 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: Engineering Physics		Course Code: 22EPHB101
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I 1.CONDUCTION IN SOLIDS Conduction in metals: Review of classical free electron theory: drift velocity, electrical conductivity, mobility and temperature effect on conductivity, resistivity, failure. Quantum free electron theory, bands theory of solids, classification of materials based on energy bands and bonding force between atoms. Fermi energy, fermi level, fermi factor, density of states (qualitative). Semiconductors: Introduction, technological importance and applications. Intrinsic semiconductors: Energy bands structure in semiconductors, fermi level, fermi factor, density of states, carrier concentration in intrinsic semiconductors. Electron motion and hole transfer, drift current, diffusion current, mobility and conductivity. Extrinsic Semiconductors: n-type and p-type semiconductors: structure, band diagram with fermi level, conductivity, charge neutrality condition, law of mass action, majority and minority charge carriers, effects of heat and light, Hall effect, numericals. 2.PN-JUNCTION The PN-Junctions: Junction of p-type and n-type, barrier voltage, depletion region, qualitative theory of p-n Junction. Biased junctions: Reverse biased junction, forward biased junction, junction temperature effects. Junction currents and voltages: Shockley equation, junction currents, junction voltages. PN-junction diode characteristics and parameters: Forward and reverse characteristics (Ge and Si), diode parameters. Temperature Effects: Diode power dissipation, forward voltage drop, dynamic resistance. Diode specifications: Diode data sheets. Diode testing: use of ohmmeter and digital multimeter. Zener diodes: Junction break down mechanism, circuit symbols, characteristics and parameters, numericals.		
Unit II 3. ELECTROSTATICS Review of vectors: Co-ordinate systems, vector and scalar quantities, properties of vectors, components of a vector and unit vectors. Vector operations: gradient, divergence and curl. Vector integrals, Gradient, Green's and Stokes theorem. Electric Fields: Properties of electric charges, charging objects by induction, Coulomb's law, Analysis Model: Particle in a electric field, electric field of a continuous charge distribution,		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 37 of 144 Batch: 2023-27

electric field lines motion of a charged particle in a uniform electric field, Gauss's Law: Electric flux, Gauss's law, application of Gauss's law to various charge distributions.

Dielectrics and Capacitors: Dielectric materials, dielectric constant, electric dipole in an electric field, polarization, polarization types, frequency dependence of polarisibility. Capacitors, types of capacitors, capacitors with dielectrics, numericals.

Unit III

4. ELECTROMAGNETICS:

Analysis Model: Particle in a magnetic field, motion of a charged particle in a uniform magnetic field, applications involving charged particles moving in a magnetic field, magnetic force acting on a current-carrying conductor, torque on a current loop in a uniform magnetic field.

Sources of the Magnetic Field: The Biot–Savart's law, magnetic force between two parallel conductors, Ampere's law, Faraday's law: Faraday's law of induction, motional emf, Lenz's law, Numericals.

Text Book:

1. David. A. Bell, "Electronics Devices and Circuits", 5th Edition, Oxford University Press.
2. Electronic Devices and Circuits, 11th Edition by Boylested, Pearson Publications
3. Serway and Jewett, "Physics for Scientists and Engineers with Modern Physics", 9th Edition, CENGAGE learning, 2014.
4. eBook: Physics for Scientists and Engineers, A strategic Approach, 3rd edition, by Randall D. Knight.
5. Solid state devices and technology- by V. Suresh Babu, sanguine technical publisher.
6. S. O. Pillai, Solid state physics, 6th Edition, New age International, 2006.
7. A text book of Engineering Physics by M. N. Avadhanulu; P.G. Kshirasagar, S. Chand Co. 2010.

Reference Books:

1. Jacob Millman and Christos Halkias, "Electronic Devices and Circuits" TMH
2. R P Feynman, Robert B Leighton, Matthew Sands, The Feynman Lectures on Physics Vol-II, Norosa Publishing House (1998).
3. David. J. Griffith, 'Introduction to Electrodynamics' 3rd edition, Pearson prentice Hall, 1999.
4. Ben G Streetman, Solid State Electronic Devices, Prentice Hall, 1995

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 38 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: C Programming for Problem solving		Course Code: 18ECSP101
L-T-P: 0-0-3	Credits: 3	Contact Hours:6 hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: 78Hrs	Examination Duration: 3 Hrs	
Introduction to Problem solving Introduction to algorithms / flowcharts and its notations, top down design, elementary problems.		
Basics of C programming language Characteristics and uses of C, Structure of C program, C Tokens: Keywords, Identifiers, Variables, Constants, Operators, Data-types, Input and Output statements.		
Decision control statements Conditional branching statements: if statement, if else statement, else if ladder, switch statement, unconditional branching statements: break, continue. Introduction to Debugging Skills Introduction to Test Driven Programming.		
Iterative statements while, do while, for, nested statements		
Functions Introduction, Function declaration, definition, call, returns statement, passing parameters to functions, introduction to macros. Introduction to Coding Standards		
Arrays and Strings Introduction, Declaration, Accessing elements, Storing values in arrays, Operations on one dimensional array, Operations on two dimensional arrays, Introduction to Code Optimization and refactoring		
Pointers Introduction, declaring pointer, pointer variables, pointer expression and arithmetic, passing arguments to functions using pointers, pointers and arrays, passing an array to a function.		
Structures and Unions Introduction, passing structures to functions, Array of structures, Unions		
Text Books 1. R.G.Dromey, How to Solve it by Computer, 1ed, PHI, 2008. 2. Yashvant Kanetkar, Let us C ,15th ed, BPS Publication, 2016.		
Reference Books:		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 39 of 144 Batch: 2023-27

1. B W Kernighan, D M Ritchie, The Programming language C, 2ed, PHI, 2004.
2. B S Gottfried, Programming with C, 2ed, TMH, 2006.
3. B.A. Forouzan, R.F. Gilberg, A Structured Program Approach Using C, 3ed, CENGAGE Learning, 2008.

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 40 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: Engineering Exploration		Course Code: 22ECRP101
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6 hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: 72Hrs	Examination Duration: 3 Hrs	
Module 1: Introduction to Engineering and Engineering Study Introduction to Engineering and Engineering Study: Difference between science and engineering, scientist and engineer needs and wants, various disciplines of engineering, some misconceptions of engineering, Expectation for the 21st-century engineer, and Graduate Attributes. Module 2: Engineering Design Engineering Design Process, Problem definition formulation process, Concept generation-Function tree, Functional structure, Morphological chart, and Concept selection- Pugh Chart, Product Architecture. Prototyping and testing. Module 3: Mechanisms and Resource Specifications (MRS) Mechanism, types of mechanisms, degree of freedom, linkages, four-bar linkage mechanism, actuators & their types, torque, governing equations, FOS, motor sizing, motor selection, mass acquisition using software, power adapters, types of adapters, power calculations & adapter selection. Module 4: Platform-Based development Introduction to various platform-based development (Arduino) programming and its essentials, Introduction to sensors, transducers, and actuators and its interfacing with Arduino. Module 5. Project Management Introduction to Project Management, Significance of teamwork, Significance of Agile practices, Significance of documentation. Module 6. Engineering Ethics Identifying Engineering as a Profession, Significance of Professional Ethics, Code of Conduct for Engineers, Identifying Ethical Dilemmas in different tasks of engineering, Applying Moral Theories and codes of conduct for resolution of Ethical Dilemmas. Module 7. Sustainability in Engineering Introduction to sustainability, Sustainability leadership, Life cycle assessment, carbon foot print. Course Project Reviews		

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 41 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: Basic Electronics		Course Code: 18EECF101
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1: Trends in Electronic Industries: Introduction, Roadmap of electronic sector, scope and opportunities in various segments of electronics (i.e., Consumer, Telecom, IT, Defense, Industrial, Medical and Automobiles), Government and private sectors, Growth profile of Electronic industries, Standards and PolISAs, Electronic System Components. Chapter 2: Basic Components, Devices and Applications: Diode: PN junction characteristics; modeling as a circuit element, ideal and practical diode. AC to DC converter: Half wave and full wave rectifier (centre tap and bridge), capacitor filter and its analysis, numerical examples. Zener diode and its applications (Voltage reference and voltage regulator). Realization of simple logic gates like AND and OR gates. Chapter 3: Transistor: BJT, transistor voltages and currents, Signal amplifier (Fixed bias, Collector base bias, Voltage divider bias, CE configuration). DC load line. Voltage, current and power gains. Transistor as a switch: NOT Gate, Basic (DTL) NAND gate. Transistor as a Small Signal Amplifier (Single Stage and Two Stage RC-coupled Amplifier).		
Unit II Chapter 4: Digital Logic: Number systems: Decimal, Binary, Octal and Hexadecimal number systems, Conversions, Binary Operations-Addition and subtraction in binary number systems. Logic gates: Realization of simple logic functions using basic gates (AND, OR, NOT), Realization using universal gates (NAND, NOR). Boolean algebra: Theorems and postulates, DeMorgan's Theorems, simplification of logical expressions, Karnaugh Maps, Use of Karnaugh Maps to Minimize Boolean Expressions (2 Variables, 3 Variables and 4 Variables), Design of Half Adder and Full Adder, Parallel Adder using full adders. Chapter 5: Operational Amplifier: OPAMP characteristics (ideal and practical), Linear and non-linear applications: Inverting amplifier, Non inverting amplifier, Voltage follower, Integration, Differentiation, Adder, Subtractor, ZCD and Comparator.		
Unit III Chapter 6: Communication Systems:		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 42 of 144 Batch: 2023-27

Basic block diagram of communication system, types of modulation. Amplitude modulation: Time-Domain description, Frequency-Domain description. Generation of AM wave: square law modulator. Detection of AM waves: envelope detector. Double side band suppressed carrier modulation (DSBSC), Generation of DSBSC wave : balanced modulator, Super heterodyne principle.

Chapter 7: Linear Power Supply, UPS & CRO:

Working principle of linear power supply, UPS and CRO. Measurement of amplitude, frequency and phase of a given signal.

Text Books

1. David A Bell, Electronic devices and Circuits, PHI New Delhi, 2004
2. K.A Krishnamurthy and M.R.Raghuveer, Electrical, Electronics and Computer Engineering for SISAntist and Engineers, 2, New Age International Publishers, 2001
3. A.P. Malvino, Electronic Principles, Tata McGraw Hill, 1999

Reference Books:

1. George Kennedy, Electronic Communication Systems, Tata McGraw Hill, 2000
2. Morris Mano, Digital logic and Computer design , 21st Indian print Prentice Hall India, 2000
3. Floyd, Digital fundamentals, 3, Prentice Hall India, 2001
4. BoylesteadNashelsky, Electronic devices & Circuit theory, Prentice Hall India, 2000
5. RamakantGaikawad , Operational Amplifiers & applications, PHI, 2000

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 43 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: Basic Mechanical Engineering		Course Code: 22EMEF101
L-T-P: 2-1-0	Credits: 3	Contact Hours: 4 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	
Unit I 1. Introduction to Mechanical Engineering: Mechanical Engineering, Mechanical Engineers' top ten achievements, Branches of Mechanical Engineering, Mechanical product Example: Pressure Cooker. 2. Power Transmission Drives: Overview Design Application: Belt Drives (Flat belt), Length of Belt. Velocity Ratio, Initial Tension. Ratio of Tensions. Power Transmitted, Numerical Problems. • Gears. Spur Gear, Rack and Pinion, Worm Gear, Bevel Gear, Helical Gears and Elliptical gear. Speed, Torque, and Power in Gear pair. Simple and Compound Gear trains. Numerical Problems. Hydraulic transmission system.		
Unit II 3. Manufacturing Engineering: What is manufacturing? Classification of Manufacturing Processes, Metal joining processes- Soldering, brazing, and welding (Arc and gas welding). Machine tools- Lathe, Milling, Drilling Grinding (working principle and operations). CNC machines, Robotics and its applications. Additive manufacturing techniques. 4. IC engines and Electric powertrains: Internal Combustion Engines: Classification, IC engine parts, 4 Stroke SI and CI Engine, Comparison of 2stroke and 4 stroke engine, comparison of CI and SI engine, Problems on Engine Performance. Electric drives. Hybrid drives- series and parallel layout.		
Unit III 5. Refrigeration and Air conditioning: Refrigeration system, vapour compression refrigeration system, vapour absorption system, refrigerants and their properties. Air conditioning system. Solar passive gains: Direct gain, Indirect gain, Isolated gain. Solar passive cooling methods: Direct evaporative cooling, Indirect cooling systems. 6. Fluid movers: Pumps, Blowers and Compressors and their working principle		
Text Books - Jonathan Wickert and Kemper Lewis, An Introduction to Mechanical Engineering, Third Edition, Cengage Learning, 2013 - K.R. Gopalkrishna, Sudhir Gopalkrishna, S.C. Sharma, A Text Book of Elements of Mechanical Engineering, 30th Edition, Subhash Publishers, Bangalore, 2010		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 44 of 144 Batch: 2023-27

3. Dr. N. Krishnamurthy, Dr. H. S. Manohar, Mr. Sagar M. Baligidad, Elements of Mechanical Engineering, First Edition, Sunstar Publisher, 2014

Reference Books:

1. SKH Chowdhary, AKH Chowdhary, Nirjhar Roy, The Elements of Workshop Technology, Vol I & II, 11th edition, Media Promoters and Publishers, 2001
2. Roger Timings, Basic Manufacturing, Third edition, Newnes, An imprint of Elsevier, 2010

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 45 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: II
Course Title: Applied Physics lab		Course Code: 21EHP101
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2 hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: 24Hrs	Examination Duration: 3 Hrs	
List of Experiments		
1. Use of measuring instruments (RPS & FG) and calibration of oscilloscope		
2. Energy band gap of a semiconductor by Four Probe Method.		
3. Dielectric constant of capacitor by charging and discharging of a capacitor		
4. Selectivity of tuned circuits and frequency response of LCR circuits		
5. V-I Characteristics of pn- Junction diode and plotting DC load line.		
6. Zener diode characteristics and voltage regulation (line and load regulation).		
7. V-I Characteristics of BJT (Input and output characteristics in CE mode).		
8. Realization of single phase rectifier circuit (HW, FW Y& FW Bridge) with and without filters.		
9. Realization of basic gates (Using IC's)		
10. Verification of Kirchoff's KVL and KCL (DC Circuits)		
OPEN ENDED EXPERIMENT		
Realization of a $\pm 5/12V$ regulated power supply		

[Back to Semester II](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 46 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Integral transforms and Statistics		Course Code: 15EMAB203
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1. Laplace Transforms Definition, transforms of elementary functions- transforms of derivatives and integrals- Properties. Periodic functions, Unit step functions and Unit impulse functions. Inverse Transforms- properties- Convolution Theorem. Initial and Final value theorems, examples; Applications to differential equations, Circuit equations. Chapter 2: Probability Definition of probability, conditional probability, Baye's rule, Chebyshev's inequality, random variables- PDF-CDF- Probability Distributions: Binomial, Poisson, Exponential, Uniform, and Normal.		
Unit II Chapter 3: Regression Introduction to method of least squares, fitting of curves $y=a+bx$, $y = ab^x$, correlation and regression. Engineering problems. Chapter 4: Fourier Series Complex Sinusoids, Fourier series representations of four classes of signals, Periodic Signals: Fourier Series representations, Derivation of Complex Co-efficients of Exponential Fourier Series and Examples. Convergence of Fourier Series. Amplitude and phase spectra of a periodic signal. Properties of Fourier Series (with proof): Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties. Chapter 6: Fourier Transform Fourier representation of non-periodic signals, Magnitude and phase spectra. Properties of Fourier Transform: Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 47 of 144 Batch: 2023-27

Unit III

Chapter 6: Random Process:

1. Introduction to Joint Probability Distributions, marginal distribution, joint pdf and cdf, mean, variance, covariance, correlation.
2. Introduction to Random process, stationary process, mean, correlation and covariance function, autocorrelation function, cross correlation, Power spectral Density: properties of the spectral density; Gaussian Process: Properties of Gaussian process.

Text Books

1. Kreyszig E., Advanced Engineering Mathematics, 10th edition, Wiley, 2015
2. Gupta S C and Kapoor V K, Fundamentals of Mathematical Statistics, 11th edition, Sultan Chand & Sons, 2018
3. Walpole and Myers, Probability and Statistics for Engineers and Scientists, 9th edition, Pearson Education India, 2013.

Reference Books:

1. Simon Haykin, Barry Van Veen, Signals and Systems Wiley; Second edition, 2007
2. J. Susan Milton, Jesse C. Arnold, Introduction to Probability and Statistics: Principles and Applications for Engineering and the Computing Sciences, 4th edition, TATA McGraw-Hill Edition, 2017
3. Ian Glover & Peter Grant, Digital Communications, 3rd edition, Pearson 2009.

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 48 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III
Course Title: Corporate Communication		Course Code: 24EHSA201
L-T-P: 0-0-0	Credits: 0	Contact Hours: 1 hrs/week
ISA Marks: 100	ESA Marks: --	Total Marks: 100
Teaching Hours: 16Hrs	Examination Duration: 3 Hrs	
Chapter No. 1. Communication Skills Tools of Communication, Listening, Body Language, Common Postures and Gestures, Open and Closed Body Language, Body Language to be used in Corporate Scenarios, Voice: Pitch, Pace, and Pause, Verbal Language: Positive & Negative Vocabulary, Corporate Conversations		
Chapter No. 2. Presentation Skills Zero Presentation, Individual Presentations, and feedback, Making Presentations Interactive, Types of Questions, Taking off and Signing off differently, Captivating your Audience, Corporate Presentations		
Chapter No. 3. Spoken English Phonetic and Non-Phonetic Languages, Introduction to IPA, Sounds in English, Syllables, Word Stress, Rhythm, Pausing, and Intonation		
Chapter No. 4. Written English Vocabulary Enhancement Strategies, Root Words in English, Grammar Improvement Techniques, Dictionary Usage, Similar and Contradictory Words		
Reference Books: 1. Diana Booher - Communicate With Confidence, Mc Graw Hill Publishers 2. Norman Lewis – Word Power Made Easy, Goyal Publishers 3. Cambridge Advanced Learner’s Dictionary, Cambridge University Press.		

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 49 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Circuit Analysis		Course Code: 23EVTC201
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1: Basics Active and passive circuit elements, Voltage & current sources, Resistive networks, Nodal Analysis, Super node, Mesh Analysis, Super mesh, Star – Delta Transformation. [Text 1: Chapter 4,5, 7] Chapter 2: Network Theorems Homogeneity, Superposition and Linearity, Thevenin's & Norton's Theorems, Maximum Power Transfer Theorem, Miller's theorem, Reciprocity principle. [Text 1: Chapter 5] Chapter 3: Network topologies Graph of a network, Concept of tree and co-tree, incidence matrix, tie set and cut set schedules, Formulation of Equilibrium equations in matrix form, Solution of resistive networks. [Text 1: Chapter 5]		
Unit II Chapter 4: Two Port Networks Two port variables, Z, Y, H, G, A- Parameter representations, Input and output impedance calculation, Series, Parallel and Cascade network connections, and their (suitable) models. [Text 2: Chapter 11] Chapter 5: Time and Frequency domain Representation of Circuits Order of a system, Concept of Time constant, System Governing equation, System Characteristic equation, Initial conditions, Transfer Functions (Fourier and Laplace domain representation) [Text 2: Chapter 4] Chapter 6: First order circuits Transient response of R-C and R-L networks (with Initial conditions) Concept of phasor, Phasor diagrams, Frequency response characteristics, Polar plots R-C, R-L circuits as differentiator and integrator models, time and frequency domain responses R-C, R-L circuits as Low pass and high pass filters [Text 2: Chapter 5, Text 1: Chapter 8,9,10]		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 50 of 144 Batch: 2023-27

Unit III

Chapter No. 7. Higher order circuits

Higher order R-C, R-L and R-L-C networks, time domain and frequency domain representation, Series R-L-C circuit, Transient response for Impulse and Step inputs, Damping factor, Performance parameters.

Chapter No. 8. Resonance

Frequency response curve, Series and Parallel Resonance, Quality factor, Selectivity and Bandwidth [Text 2: Chapter 7,8] [Text 1: Chapter 4,5, 7]

Text Books

1. W H Hayt, J E Kemmerly, S M Durban, "Engineering Circuit Analysis" McGraw Hill Education; Eighth edition ,2013
2. M E. Van Valkenburg, Network Analysis, Third edition Pearson Education, 2019

Reference Books:

1. Joseph Edminister, Mahmood Nahavi, Electric Circuits, 5th edition, McGraw Hill Education, 2017
2. V. K. Aatre, —Network Theory and Filter Design,^{3rd} edition, New Age International Private Limited,2014

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 51 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Analog Electronic Circuits		Course Code: 23EVTC202
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter 1: Diode Models and Circuits

Diode models: Exponential model, piecewise linear model, constant voltage drop model, ideal diode model, small signal diode model and their circuit representations. Applications of diode: Clipper circuits, clamper circuits for with/without DC voltage biasing conditions and Voltage doubler circuits. Numericals on diode models and applications. (T1: 2.2, 2.3.1 to 2.3.8, 2.6.1 to 2.6.3.)

Chapter 2: Bipolar junction transistors

BJT: Transfer characteristics, DC load line and bias point concepts. Biasing of BJT: voltage divider technique. Small signal operation of BJT. BJT as an amplifier: two port H modeling AC analysis of Common Emitter (CE) circuit and derivation of amplifier parameters. Importance of coupling and bypass capacitors in amplifiers. Operation of BJT as a switch. (T1: 3.2.1, 3.2.2, 3.2.3, 3.2.4, 3.3.1, 3.3.2, 3.3.4)

Chapter 3: MOSFETs structure and physical operation:

MOSFET Device structure, types of MOSFET's, working principle and operation of NMOS: Depletion type-operation with no gate voltage, positive and negative gate voltage and Enhancement type-operation with no gate voltage, positive and negative gate voltage creating a channel for current flow, applying small V_{DS} , operation as V_{DS} is increased. Derivation of threshold voltage of MOSFET. Operating the MOS transistor in the sub threshold region, pinch off effect, channel length modulation effect. Derivation of the drain current in different regions of operation, I_D - V_{DS} relationship with and without channel length modulation. Finite output resistance ($r_{DS(on)}$). PMOS: Drain and Transfer characteristics, circuit symbol, the I_D v/s V_{DS} characteristics, and the role of the substrate-the body effect, temperature effects, breakdown and input protection. DC circuit representations using MOSFET and numerical.

Unit II

Chapter 4: Biasing of MOSFETs

MOSFET circuits at DC continued. Biasing MOSFET circuits: By fixing V_{GS} , By fixing V_G , With drain to gate feedback resistor, Constant current source biasing, Application of MOSFET as a switch. Large signal operation, operation as a linear amplifier and numericals. (T1: 4.3)

Chapter 5: MOSFET amplifiers and Introduction to FinFET Technology

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 52 of 144 Batch: 2023-27

Small signal operation and its equivalent model of MOSFET. Application of MOS as single stage amplifiers. Derivation of CS, CG and CD amplifiers parameters and its comparison. Implications on gain and Bandwidth. High frequency model of the MOSFET considering the internal capacitance. introduction to Fin Field Effect Transistor , Challenges of MOSFET Scaling at Nanometer Mode, Active Area, Fin width, height and pitch, Threshold Voltage and Gate Work function Requirements, Gate EWF and Gate Induced Drain Leakage, V-I Characteristics (T1:4.4,4.5, 4.6.1 to 4.6.7 ; 4.7.1, 4.7.2, 4.7.3, 4.7.5, 4.7.6, 4.7.7;4.8.1,4.8.2,4.8.3,4.8.4, 4.9.1 to 4.9.3) (T4: 1.1, 1.2) (R5: 2.1, 2.3)

Unit III

Chapter 6: Feedback Amplifiers

General feedback structure (Block schematic) and types of feedback topologies. Feedback Amplifiers: series-shunt feedback amplifier, series-series feedback amplifier, and shunt-shunt and shunt-series feedback amplifier with examples. Feedback de-sensitivity factor, Nyquist stability Criterion for positive and negative feedback circuits. Oscillators: RC phase shift oscillator, wein bridge Oscillator, merits of negative feedback, feedback topologies. Numericals on feedback topologies and oscillators. (T1:7.1 to 7.6)

Chapter 7: Large Signal Amplifiers

Classification of amplifiers: (A, B, AB and C) transformer less and transformer coupled amplifier. Transistor case and heat sink. Derivation of power efficiency and power dissipation for different types of large signal amplifiers (T1:12.1 to 12.6;12.8.4)

Text Books:

1. A.S. Sedra& K.C. Smith, Microelectronic Circuits, 5th Edition, , Oxford Univ. Press, 1999
2. Jacob Millman and Christos Halkias, Integrated Electronics, McGraw Hill
3. Electronic Devices and Circuit Theory, Robert Boylestad Louis Nashelsky, 11th Edition, Pearson, 2015
4. FinFET Devices for VLSI Circuits and Systems

Reference Books:

1. David A. Bell, Electronic Devices and Circuits, 4th edition, PHI publication, 2007
2. Grey, Hurst, Lewis and Meyer, Analysis and design of analog integrated circuits, 4th edition
3. Thomas L. Floyd, Electronic devices, Pearson Education, 2002
4. Richard R. Spencer & Mohammed S. Ghousi, Introduction to Electronic Circuit Design, Pearson Education, 2003
5. J. Millman & A. Grabel, Microelectronics, 2nd edition, McGraw Hill, 1987 FinFETs and Other Multi-Gate Transistors

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 53 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Digital Circuits		Course Code: 23EVTC203
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1: Logic Families Logic levels, output switching times, fan-in and fan-out, comparison of logic families Chapter 2: Principles of Combinational Logic Definition of combinational logic, canonical forms, Generation of switching equations from truth tables, Karnaugh maps-3,4 variables, Incompletely specified functions (Don't care terms), Simplifying Maxterm equations, Quine-McCluskey minimization technique- Quine-McCluskey using don't care terms, Reduced Prime Implicant Tables. Chapter 3: Analysis and design of combinational logic General approach, Decoders-BCD decoders, Encoders, Digital multiplexers- Using multiplexers as Boolean function generators. Adders and subtractors-Cascading full adders, Look ahead carry adders, Binary comparators.		
Unit II Chapter 4: Introduction to Sequential Circuits Basic Bistable Element, Latches, A SR Latch, Application of SR Latch, A Switch De bouncer, The SR Latch, The gated SR Latch, The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The Master-Slave SR Flip-Flops, The Master-Slave JK Flip-Flop, Edge Triggered Flip-Flop: The Positive Edge-Triggered D Flip-Flop, Negative-Edge Triggered D Flip-Flop; Characteristic Equations. Chapter 5: Analysis of Sequential Circuits Registers and Counters, Binary Ripple Counters, Synchronous Binary counters, Ring and Johnson Counters, Design of a Synchronous counters, Design of a Synchronous Mod-n Counter using clocked JK Flip-Flops Design of a Synchronous Mod-n Counter using clocked D, T or SR Flip-Flops.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 54 of 144 Batch: 2023-27

Unit III

Chapter No. 6. Sequential Circuit Design

Introduction to Sequential Circuit Design, Mealy and Moore Models, State Machine notations, Synchronous Sequential Circuit Analysis, Construction of state Diagrams and counter design. State Machine: modelling clocked synchronous sequential behavior; Sequence recognizer, Introduction to Algorithmic state machines and ASM charts.

Chapter No. 7. Introduction to memories

Introduction and role of memory in a computer system, memory types and terminology, Read Only memory, MROM, PROM, EPROM, EEPROM, Random access memory, SRAM, DRAM, NVRAM.

Text Books

1. Donald D Givone, Digital Principles and Design, McGraw Hill Education ,2017
2. John M Yarbrough, Digital Logic Applications and Design, 1st edition Cengage Learning, 2006
3. A AnandKumar, Fundamentals of digital circuits 4th Revised edition, PHI ,2016

Reference Books:

1. Charles H Roth, Fundamentals of Logic Design, 7th edition, Cengage Learning, 2015
2. ZviKohavi, Switching and Finite Automata Theory Cambridge University Press;
3 edition October 2009
3. R.D. Sudhaker Samuel, Logic Design, Pearson Education ,2010
4. R P Jain, Modern Digital Electronics ,4th edition, McGraw Hill Education, 2009

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 55 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Signals and Systems		Course Code: 23EVTC204
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1: Signal Representation Definition of a signals and systems, classification of signals, (analog and discrete signal, periodic and aperiodic, deterministic and random signals, even and odd signals, energy and power), basic operation on signals (independent variable, dependent variable, time scaling, multiplication, time reversal), elementary signals (Impulse, step, ramp, sinusoidal, complex exponential), Systems Interconnections (series, parallel and cascade), properties of linear systems. (homogeneity, superposition, linearity and time invariance, stability, memory, causality) Chapter 2: LTI System Representation Impulse response representation and properties, Convolution, convolution sum and convolution integral. Differential and difference equation Representation, Block diagram representation.		
Unit II Chapter 3: Fourier representation for signals Introduction, Discrete time Fourier series (derivation of series excluded) and their properties. Discrete Fourier transform (derivation of transform excluded) and properties Chapter 4: Applications of Fourier transform Introduction, frequency response of LTI systems, Fourier transform representation of periodic signals, Fourier transform representation of discrete time signals. Sampling of continuous time signals.		
Unit III Chapter 5: Z-transform Definition of z-transform, Properties of ROC, Properties of Z-transforms: Inverse z-transforms (Partial Fraction method, long division method), Unilateral Z-transform, Transform of LTI.		
Text Books: 1. Simon Haykin and Barry Van Veen, Signals and Systems, 2nd edition Wiley, 2007		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 56 of 144 Batch: 2023-27

2. Alan V Oppenheim, Alan S Willsky and S. Hamid Nawab, Signals and Systems, Second, PHI public, 1997

Reference Books:

1. H. P Hsu, R. Ranjan, Signals and Systems, 2nd edition, McGraw Hill, 2017
2. Ganesh Rao and Satish Tunga, Signals and Systems 1st edition, Cengage India, 2017
3. M.J. Roberts, Fundamentals of Signals and Systems 2nd edition, McGraw Hill Education, 2017

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 57 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Digital Circuits Lab		Course Code: 23EVTP201
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	
List of Experiments: 1. Characterization of TTL Gates– Propagation delay, Fan-in, Fan-out and NoiseMargin. 2. To verify of Flipflops (a) JK Master Slave (b) T-type and (c)D-Type 3. Design and implement binary to gray, gray to binary, BCD to Ex-3 and Ex-3 to BCD codeconverters. 4. Design and implement BCD adder and Subtractor using 4 bit paralleladder. 5. Design and implement n bit magnitude comparator using 4- bitcomparators. 6. Design and implement Ring and Johnson counter using shiftregister. 7. Design and implement 8:3 Priority Encoder 8. Design and implement frequency divider 9. Design and implement mod-6 synchronous and asynchronous counters using flip flops. 10. Design and implement given functionality using decodersandmultiplexers. 11. Design and implement a digital system to display a 3-bit counter on a 7-segment display. Demonstrate the results ona general purposePCB. **Note-All above experiments are to be conducted along with simulation. *Digital Circuits Lab: Simulation of combinational and sequential circuits using netlist based Spice Simulators (Avoid using drag n drop), before implementing the circuits on breadboard		
Reference Books: 1. K.A.Krishnamurthy-Digital labprimer]], Pearson Education Asia Publications, 2003. 2. A.P. Malvino, -Electronic Principles 7th edition, McGraw Hill Education,2017		

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 58 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Analog Electronic Circuits Lab		Course Code: 23EVTP202
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	

List of Experiments:

1. Study of multi-meters, power supplies, function generators, Oscilloscopes; Identification of various components and devices, e.g. resistors, capacitors, diodes, transistors.
2. Design & analyze Diode Clipping circuits.
3. Design & analyze Positive and Negative Clamping circuits.
4. Study of BJT as a Switch.
5. Study the input and output characteristics of MOSFET.
6. To study the basic current mirror circuit.
7. MOSFET as a source follower (Buffer).
8. Study of transformer-less Class B push pull power amplifier and determination of its conversion efficiency
9. Design an amplifier using BJT and determine its gain, input, output impedance and frequency response of RC Coupled single stage BJT amplifier
10. Design an amplifier using MOSFET and determine its gain, input, output impedance and frequency response of a CS amplifier.
11. Design a regulated power supply for the given specifications

****Note-**All above experiments are to be conducted along with simulation.

*Analog Electronic Circuits Lab: Simulation of designed circuits using LTSpice Simulator, before implementing the circuits on breadboard.

Reference Books:

1. "Integrated Electronics", by Jacob Millman and Christos Halkias, McGraw Hill,
2. "Microelectronic Circuits", by A.S. Sedra & K.C. Smith, 7th Edition, Oxford Univ. Press, 2017.
3. "Electronic Devices and Circuits" by David A. Bell, 4th edition, PHI publication 2007.
4. "Analysis and design of analog integrated circuits," by Grey, Hurst, Lewis and Meyer, 4th edition.
Device data sheets.
5. KLETECH Electronics and Communication Engineering Department 2023-24 Analog Electronics Lab manual.

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 59 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: Microcontroller Architecture & Programming		Course Code: 24EVTF201
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 2 Hrs	
Unit I Chapter 1: Microprocessors and microcontroller Introduction, Microprocessors and Microcontrollers, A Microcontroller Survey, RISC & CISC CPU Architectures, Harvard & Von-Neumann CPU architecture. Chapter 2: The 8051 Architecture 8051 Microcontroller Hardware, Input / Output Pins, Ports and Circuits, semiconductor Memories, Interfacing external RAM & ROM memories. Chapter 3: Addressing Modes and Arithmetic Operations Addressing modes, External data Moves, Code Memory, Read Only Data Moves / Indexed Addressing mode, Data exchanges, stack concept and related instructions, example programs. Logical Operations: Introduction, Byte level, logical Operations, Bit level Logical Operations, Rotate and Swap Operations, Example Programs, Arithmetic Operations: Introduction, Flags, Incrementing and Decrementing, Addition, Subtraction Multiplication and Division, Decimal Arithmetic, Example Programs.		
Unit II Chapter 4: Branch operations Jump Operations: Introduction, The JUMP and CALL Program range, Jump calls and Subroutines Interrupts and Returns, Example Problems. Chapter 5: 8051 Programming in 'C' Data Types and Time delays in 8051C, I/O Programming, Logic operations, Data Conversion programs, Accessing code ROM space, . Data serialization. Chapter 6: Counter/Timer Programming in 8051 Programming 8051 Timers, Programming Timer0 and Timer1 in 8051C		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 60 of 144 Batch: 2023-27

Unit III

Chapter 7: Serial Communication

Basics of Serial Communication, 8051 connections to RS-232, 8051 Serial Communication modes, Programming, Serial port programming in C.

Chapter 8: 8051 interfacing and applications

Interfacing 8051 to LCD, Keyboard, ADC, DAC, Stepper Motor, DC Motor.

Chapter 9: Interrupts

Introduction to interrupts, interrupts vs polling, classification of interrupts, interrupt priority, interrupt vector table, interrupt service routine

Text Books

1. "The 8051 Microcontroller Architecture, Programming & Applications" by 'Kenneth J. Ayala', Penram International, 1996
2. "The 8051 Microcontroller and Embedded systems", by 'Muhammad Ali Mazidi and Janice Gillispie Mazidi', Pearson Education, 2003

Reference Books:

1. "Programming and Customizing the 8051 Microcontroller", by 'Predko', TMH.

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 61 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: III Semester
Course Title: C Programming for Problem solving (for Diploma)		Course Code: 24EVTF205
L-T-P: 0-0-2	Credits: 2	Contact Hours: 4 Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours:	Examination Duration: 2Hrs	

1. Introduction To Problem Solving

Introduction to algorithms/flow- charts and its notations, top-down design, elementary problems.

2. Basics Of C Programming Language

Characteristics and uses of C, Structure of C program, C Tokens: Keywords, Identifiers, Variables, Constants, Operators, Datatypes, Input and Output statements.

3. Decision Control Statements

Conditional branching statements: if statement, if else statement, else if-ladder, switch statement, unconditional branching statements: break, continue. Introduction to Debugging Skills. Introduction to Test Driven Programming.

4. Iterative Statements

While, do-while, for, Nested statements.

5. Functions

Introduction, Function declaration, definition, call, returns statement, passing parameters to functions, Introduction to macros and Coding Standards.

6. Arrays and Strings

Introduction, Declaration, Accessing elements, Storing values in arrays, Operations on one-dimensional array, Operations on two-dimensional arrays.

7. Pointers

Introduction, declaring pointer, pointer variables, pointer expression and arithmetic, passing arguments to functions using pointers, pointers and arrays, Passing an array to a function.

8. Structures and Unions

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 62 of 144 Batch: 2023-27

Introduction, passing structures to functions, Array of structures, Unions.

Text Books

1. Elliot B. Koffman, Jeri R. Hanly Problem Solving and Program Design in C, 8th ed, PHI, 2016
2. Yashvant Kanetkar, Let us C, 17th ed, BPSPublication, 2018.

Reference Books:

1. BW Kernighan, DM Ritchie, The Programming language C, 2nd ed, PHI, 2015.
2. R.G. Dromey, How to Solve it by Computer, 1st ed, PHI, 2008.
3. BS Gottfried, Programming with C (Schaum's Outlines Series), 4th ed, TMH, 2018. 2008

[Back to Semester III](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 63 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: Linear Algebra and Partial Differential Equations		Course Code: 15EMAB208
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/Week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter 1: Partial differential equations

Introduction, classification of PDE, Formation of PDE, Solution of equation of the type $Pp + Qq = R$, Solution of partial differential equation by direct integration methods, method of separation of variables. Modeling: Vibration of string-wave equation, heat equation. Laplace equation. Solution by method of separation of variables.

Chapter 2: Finite difference method

Finite difference approximations to derivatives, finite difference solution of parabolic PDE, explicit and implicit methods; Hyperbolic PDE-explicit method, Elliptic PDE-initial-boundary Value problems.

Unit II

Chapter 3: Fourier Series

Complex Sinusoids, Fourier series representations of four classes of signals, Periodic Signals: Fourier Series representations, Derivation of Complex Co-efficients of Exponential Fourier Series and Examples. Convergence of Fourier Series. Amplitude and phase spectra of a periodic signal. Properties of Fourier Series (with proof): Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.

Chapter 4: Fourier Transform

Fourier representation of non-periodic signals, Magnitude and phase spectra. Properties of Fourier Transform: Linearity, Symmetry Properties, Time shift, Frequency Shift, Scaling, Time differential differentiation coefficients, Time domain Convolution, Multiplication Theorem, Parseval's theorem and Examples on these properties.

Unit III

Chapter 5: Complex analysis

Function of complex variables. Limits, continuity and differentiability. Analytic functions, C-R equations in Cartesian and polar forms, construction of Analytic functions (Cartesian and polar forms).

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 64 of 144 Batch: 2023-27

Chapter 6: Complex Integration

Line integral, Cauchy's theorem- corollaries, Cauchy's integral formula. Taylor's and Laurent Series, Singularities, Poles, Residue theorem – problems.

Text Books

1. Simon Haykin, Barry Van Veen, Signals and Systems, 2nd edition, Wiley, 2007
2. Peter V. O'neil, Advanced Engineering Mathematics Cengage Learning Custom Publishing; 7th Revised edition 2011
3. Dennis G. Zill and Michael R. Cullin, "Advanced Engineering Mathematics", 4th edition, Narosa Publishing House, New Delhi, 2012

Reference Books:

1. Kreyszig E., Advanced Engineering Mathematics, 10th edition, Wiley, 2015
2. Stanley J. Farlow, Partial differential equations for Scientists and Engineers, Dover publications, INC, New York, 1993

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 65 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV
Course Title: Problem Solving & Analysis		Course Code: 24EHSA202
L-T-P: 0-0-0	Credits: 0	Contact Hours: 1 hrs/week
ISA Marks: 100	ESA Marks: --	Total Marks: 100
Teaching Hours: 16Hrs	Examination Duration: 3 Hrs	
Chapter No. 1. Analytical Thinking Analysis of Problems, Puzzles for practice, Human Relations, Direction Tests; Looking for Patterns: Number and Alphabet Series, Coding Decoding; Diagrammatic Solving: Sets and Venn diagram-based puzzles; Visual Reasoning, Clocks and Calendars		
Chapter No. 2. Mathematical Thinking Number System, Factors and Multiples, Using Simple Equations for Problem Solving, Ratio, Proportion, and Variation		
Chapter No. 3. Verbal Ability Problem Solving using Analogies, Sentence Completion		
Chapter No. 4. Discussions & Debates Team efforts in Problem Solving; A Zero Group Discussion, Mock Group Discussions, and Feedback; Discussion v/s Debate; Starting a Group Discussion: Recruitment and other Corporate Scenarios; Evaluation Parameters in a Recruitment Group Discussion, Types of Initiators: Verbal and Thought, Conclusion of a Discussion		
Reference Books: 1. R. S. Aggarwal, "A Modern Approach to Verbal and Non – Verbal Reasoning", Sultan Chand and Sons, New Delhi, 2018 2. R. S. Aggarwal, "Quantitative Aptitude", Sultan Chand and Sons, New Delhi, 2018 3. Chopra, "Verbal and Non – Verbal Reasoning", MacMillan India 4. M Tyra, "Magical Book on Quicker Maths", BSC Publications, 2018 5. Diana Booher - Communicate With Confidence, Mc Graw Hill Publishers 6. Norman Lewis–Word Power Made Easy, Goyal Publishers 7. Cambridge Advanced Learner’s Dictionary, Cambridge University Press. 8. Kaplan’s GRE guide		

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 66 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: Control Systems		Course Code: 24EVTC212
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter No. 1. Control System Representation

Concepts of Control Systems- Open Loop And Closed Loop Control Systems, Feedback characteristics, Examples, System representation: Differential Equations, Transfer function, Impulse response, System Modeling: Electrical Mechanical, Rotational Mechanical Systems.

Chapter No. 2. Block Diagram And Signal Flow Graphs

Transfer Functions, Block Diagram Algebra and Representation by Signal Flow Graph - Reduction Using Mason's Gain Formula.

Chapter No. 3. Time Response Analysis

Standard Test Signals (impulse, step, ramp, parabola)-Order and Type of System, Time Response of First Order Systems – Characteristic Equation of Feedback Control Systems, Transient Response of Second Order Systems - Time Domain Specifications – Steady State Response - Steady State Errors and Error Constants – Effects Of Proportional Derivative, Proportional Integral Systems

Unit II

Chapter No. 4. Stability Analysis In S-Domain

The Concept of Stability (BIBO, all system poles on LHS, Impulse response is convergent, Marginal stability- necessary conditions) – Routh's Stability Criterion – Limitations of Routh's Stability Criterion (Applications only). Root Locus Technique: The Root Locus Concept - Construction of Root Loci.

Chapter No. 5. Frequency Response Analysis

Introduction, Bode Diagrams-Determination of Frequency Domain Specifications and Transfer Function from The Bode Diagram-Phase Margin And Gain Margin-Stability Analysis From Bode Plots.

Unit III

Chapter No. 6. Stability Analysis In Frequency Domain

Polar Plots, Nyquist Plots Stability Analysis, Assessment of Relative Stability Using Nyquist Criterion.

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 67 of 144 Batch: 2023-27

Chapter No. 7. Introduction to Controller Design

The Design Problem. Preliminary Consideration of Classical Design, Realization Of Basic Compensators (Lag, Lead and dominant pole compensation), P, I, PI, PD & PID Controllers.

Text Books

1. J. Nagrath and M. Gopal, Control Systems Engineering; Sixth edition, New Age International PvtLtd 2018
2. B. C. Kuo, Automatic Control Systems, 9th edition, John wiley and Sons,2014

Reference Books:

1. Katsuhiko Ogata, Modern Control Engineering, 5th edition, Pearson education India Pvt. Ltd,2015,
2. Richard C Dorf and Robert H. Bishop, Modern Control Systems, 13th edition, Pearson; 2016

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 68 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: Linear Integrated Circuits		Course Code: 24EVTC206
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter No 1. Basic Op-Amp architecture

Basic differential amplifier, Common mode and difference mode gain, CMRR, 5-pack differential amplifier and 7-pack operational amplifier.

Chapter No 2. Op-Amp characteristics

Ideal and non-ideal Op-Amp terminal characteristics, Input and output impedance, output Offset voltage, Small signal and Large signal bandwidth.

Chapter No 3. Op-Amp with Feedback

Op-Amp under Positive and Negative feedback, Impact of Negative feedback on Bandwidth, Input and Output impedances, Offset voltage under negative feedback, Follower property & Inversion Property under linear mode operation, Direct coupled voltage followers, Non-inverting amplifiers, inverting amplifiers.

Unit II

Chapter No 4. Linear applications of Op-Amp

DC and AC Amplifier, Summing, Scaling and Averaging amplifiers (Inverting, Non-inverting and Differential configuration), Instrumentation Amplifier, Integrator, Differentiator, Voltage sources, current sources and current sinks, Active Filters –First and second order Low pass & High pass filters. V to I and I to V converters.

Chapter No 6. Nonlinear applications of Op-Amp

Zero Crossing detectors (ZCD. Comparator), Inverting and Non-inverting Schmitt trigger circuits, Triangular/rectangular wave generators, Waveform generator, Voltage controlled Oscillator.

Unit III

Chapter No 7. Oscillator

Sample and hold circuits, Phase shift oscillator, Wein bridge oscillator, PLL.

Chapter No 8. Data Converters

Digital to Analog Converters: Weighted resistor; R -2R, Current steering DAC, Pipeline. Analog to Digital Converters: Flash, Dual slope, Pipeline and SAR.

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 69 of 144 Batch: 2023-27

Text Books

1. Behzad Razavi, Design of Analog CMOS Integrated Circuits McGraw-Hill, 2nd edition, 2016
2. Phillip E. Allen, Douglas R. Holberg, CMOS Analog Circuit Design, Oxford University Press, USA, 2010
3. Ramakant A. Gayakwad, Op - Amps and Linear Integrated Circuits, 4th Edition

Reference Books:

1. A.S. Sedra & K.C. Smith, Microelectronic Circuits, 7th Edition, 2017
2. Design With Operational Amplifiers and Analog Integrated Circuits, Sergio Franco, 4th edition, Tata McGraw Hill 2014
3. David A. Bell, Operational Amplifiers and Linear IC's, 3rd ed., Oxford University Press, 2011
4. B. Razavi, Fundamentals of Microelectronics, 2nd edition.

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 70 of 144 Batch: 2023-27

Course Title: Electromagnetic Fields and Waves		Course Code: 24EVTC211
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter 1: Electrostatic Fields

Introduction, Coulomb's Law and Field Intensity, Electric Fields Due to Continuous Charge Distribution, Electric Flux Density, Gauss's Law – Maxwell's Equation, Application of Gauss's Law, Electric Potential, Relationship between E and V – Maxwell's Equation, An Electric Dipole and Flux Lines, Energy Density in Electrostatic Fields.

Chapter 2: Electric Fields in Material Space

Introduction, Properties of materials, Convection and Conduction Currents, Conductors, Polarization in Dielectrics, Dielectric Constant and strength, Continuity Equation and Relaxation Time, Boundary Conditions.

Chapter 3: Electrostatic Boundary-Value Problems

Introduction, Poisson's and Laplace's Equations, Uniqueness Theorem, General Procedure for Solving Poisson's or Laplace's Equation, Resistance and Capacitance, Method of Images.

Unit II

Chapter 4: Magnetostatic Fields

Introduction, Biot-Savart's Law, Ampere's Circuit Law—Maxwell's Equation, Applications of Ampere's Law, Magnetic Flux Density—Maxwell's Equation, Maxwell's Equations for Static EM Fields, Magnetic Scalar and Vector Potentials, Derivation of Biot-Savart's Law and Ampere's Law.

Chapter 5: Magnetic Forces, Materials and Devices

Introduction, Forces due to Magnetic Fields, Magnetic Torque and Moment, A Magnetic Dipole, Magnetization in Materials, Classification of Magnetic Materials, Magnetic Boundary Conditions, Inductors and Inductances, Magnetic Energy, Magnetic Circuits, Force on Magnetic Materials

Chapter 6: Maxwell's Equations

Introduction, Faraday's Law, Transformer and Motional Electromotive Forces, Displacement Current, Maxwell's Equations in Final Forms, Time-Varying Potentials, Time-Harmonic Fields.

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 71 of 144 Batch: 2023-27

Unit III

Chapter 7: Electromagnetic Wave Propagation

Introduction, Wave Propagation in Lossy Dielectrics, Plane Waves in Lossless Dielectrics, Plane Waves in Free Space, Plane Waves in Good Conductors, Power and the Poynting Vector, Reflection of a Plane Wave at Normal Incidence, Reflection of a Plane Wave at Oblique Incidence.

Text Books

1. Mathew N. O. Sadiku, Elements of Electromagnetics, 4th Edition, Oxford University Press, 2007
2. William Hayt, Jr. John A. Buck, Engineering Electromagnetics, 8th edition, TMH, 2012
3. Kraus, John D. Electromagnetics. United Kingdom, McGraw-Hill, 1992.

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 72 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: ARM Processor & Applications		Course Code: 24EVTC210
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1 ARM Architecture The Acorn RISC machine, Architectural inheritance, Architecture of ARM7TDMI, ARM programmers model, ARM development tools, 3 stage pipeline ARM organization, ARM instruction execution. Chapter No. 2 Introduction to ARM instruction set Data processing instruction, Branch instruction, Load store instruction, Software interrupt instruction, Program status register instruction, Conditional execution, Example programs, introduction to thumb instruction and implementation Chapter No. 3 Assembler rules and Directives Introduction, structure of assembly language modules, Predefined register names, frequently used directives, Macros, Miscellaneous assembler features. Example programs.		
Unit II Chapter No. 4 Exception handling Introduction, Interrupts, error conditions, processor exception sequence, the vector table, Exception handlers, Exception priorities, Procedures for handling exceptions. Chapter No. 5 Introduction to Bus protocols: I2C, SPI, AMBA (advanced memory bus architecture): AHB, APB Chapter No. 6 LPC 2148 Controller Architectural overview and GPIO programming LPC2148 architectural overview, Registers, GPIO Programming: LED, LCD, Seven segment, Stepper Motor, DC Motor, Buzzer, Switch, Keypad.		
Unit III Chapter No. 7 On-chip programming techniques using LPC 2148 Controller ARM interfacing techniques and programming: Timers, RTC, UART, ADC, DAC, I2C and External Interrupt. Chapter No. 8 Architectural support for high level languages		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 73 of 144 Batch: 2023-27

Abstraction in software design, data types, floating point data types, The ARM floating point architecture, use of memory, run time environment.

Text Books:

1. Steve Furber, ARM System- on-Chip Architecture, 2nd, LPE, 2002
2. William Hohl, ARM Assembly Language fundamentals and Techniques, 1st, CRC press, 2009

Reference Books:

1. “ARM system Developer’s Guide”- Hardbound, Publication date: 2004 Imprint: MORGAN KAUFFMAN
2. User manual onLPC21XX.

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 74 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: Digital IC Design		Course Code: 24EVTC209
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 16 Hrs	Examination Duration: 2 Hrs	

Chapter No. 1:

Introduction to VLSI Design flow, Architecture of FPGA, Verilog Language Features, Verilog Operators, Verilog description styles, Verilog Modeling examples, Blocking/Non-Blocking, User defined Primitives.

Chapter No. 2: Sequential Modeling

Sequential Statements, Tasks and Functions, Modeling Finite State Machines, Modeling Counters, Data path and Controller Design, Pipelining.

Chapter No. 3: Algorithm to efficient architecture

Efficient Adder Architecture, Efficient Multiplier Architecture, Squaring Circuit Design

Chapter No. 4: Interfacing and applications

LCD, 7 Segment display, Keyboard, Traffic light controller, Stepper Motor, DC Motor.

Chapter No. 5: Timing Analysis

Timing Analysis Basics, timing issues in digital IC design

Text Books

1. Nazeih M. Botros, HDL Programming –Verilog, Dreamtech Press, 2006.
2. J. Bhaskar, "A Verilog Primer", 3rd edition, Pearson Education India, 2015

Reference Books:

1. Samir Palnitkar, -Verilog HDL, Pearson Education, 2nd Edition, 2003.
2. Thomas and Moorby, -The Verilog Hardware Description Language, Kluwer academic publishers, 5th edition, 2002.
3. Stephen Brown and Zvonko Vranesic, -Fundamentals of Logic Design with Verilog; 2nd edition, McGraw Hill Education 2017.
4. Charles H. Roth, Jr., Lizy Kurian John -Digital System Design using VHDL, Thomson, 2nd Edition, 2008.

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 75 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: LIC Lab		Course Code: 23EVTP203
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	

List of Experiments:

1. To illustrate the functionality and the input-output relationships for the following basic signal conditioning circuits (Linear applications)
 - a) Inverting Amplifier
 - b) Non-Inverting Amplifier using OP AMP.
2. To implement and study non-linear application of Op-Amp - Precision Rectifier
3. Design & analyze Inverting Schmitt Trigger.
4. Design and realize the performance of inverting and non-inverting Summing amplifier.
5. Implement and study of V-I converters.
6. Realize Integrator and Differentiator for a given input frequency.
7. Realize and verify the performance of Wein-Bridge Oscillator using op-amp
8. Design and realize the frequency responses of 2nd order, Low pass and High pass filter.
9. Realize the following data converters to determine their respective performance parameters.
10. 4-bit R-2R D-A Converter.
11. To verify the electrical parameters of μA 741IC Op-amp.?

****Note-**All above experiments are to be conducted along with simulation.

* Data Acquisition and Controls Laboratory: Simulation of designed circuits using LTSpice or Proteus Simulator, before implementing the circuits on breadboard.

Reference Books

1. Books/References:
 - a. Ramakant Gayakwad, Operational Amplifiers and Linear Integrated Circuits, PHI 4ed.,
 - b. Sergio Franco Design with Op-amps and Analog Integrated circuits. Tata McGraw Hill, 3ed.,
 - c. Dan Sheingold Analog to Digital Conversion Hand Book, PH, 1986.
 - d. David A. Bell, Operational Amplifiers and Linear IC's, 2ed., PHI/Pearson, 2004
 - e. Manual: Lab manual prepared by SoECE Department.

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 76 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: ARM Microcontroller Lab		Course Code: 24EVTP204
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	

List of Experiments	
1	Write an ALP to achieve the following arithmetic operations: i. 32 bit addition ii. 64 bit addition iii. Subtraction iv. Multiplication v. 32 bit binary divide Apply suitable machine dependent optimization technique and analyze for memory and time consumed
2	Write an ALP for the following using loops: i. Find the sum of 'N' 16 bit numbers ii. Find the maximum/minimum of N numbers iii. Find the factorial of a given number with and without look up table. Apply suitable machine dependent optimization technique and analyze for memory and time consumed
3	Write an ALP to i. Find the length of the carriage return terminated string. ii. Compare two strings for equality. Apply suitable machine dependent optimization technique and analyze for memory and time consumed
4	Write an ALP to pass parameters to a subroutine to find the factorial of a number or prime number generation.

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 77 of 144 Batch: 2023-27

	Apply suitable machine dependent optimization technique and analyze for memory and time consumed
5	Write a C program to test working of LEDs and seven segment using LPC2148.
6	Write a C program & demonstrate an interfacing of Alphanumeric LCD 2X16 panel and 4X4 keypad to LPC2148 Microcontroller.
7	Write an ALP to generate the following waveforms of different frequencies i. Square wave ii. Triangular iii. Sine wave
8	Write a program that converts the data read from sensor to a data understandable for the ARM microcontroller
9	Develop a C program to demonstrate the concept of serial communication with an example.
10	Develop an application code using embedded C to accept asynchronous inputs and control the connected device
11	Develop an application code using synchronous communication protocol to display the RTC value on a display device.

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 78 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: Data Structures Application Lab		Course Code: 23EVTF203
L-T-P: 0-0-2	Credits: 2	Contact Hours: 4Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	
Unit I Chapter No 1. Analysis of algorithms: Introduction, Asymptotic notations and analysis, Analysis of recursive and non-recursive algorithms, master's theorem, complexity analysis of algorithms. Chapter No 2. Analysis of linear data-structures and its applications: Complexity analysis of basic data structures (Stacks, Queues, Linked lists)		
Unit II Chapter No 3. Analysis of non-linear data-structures and its applications Trees and applications: Computer representation, Tree properties, Binary Tree properties, Binary search trees properties and implementation, Tree traversals, AVL tree. Graphs and applications: Computer representation, Adjacency List, Adjacency Matrix, Graph properties, Graph traversals. Hashing and applications: Hashing, Hash function, Hash Table, Collision resolution techniques, Hashing Applications		
Text Books: 1. Richard F. Gilberg & Behrouz A. Forouzan, Data Structures A Pseudocode Approach with C, Second Edition. 2. Aaron M. Tenenbaum, Data Structures Using C.		

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 79 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: IV Semester
Course Title: Problem Solving with Data Structures		Course Code: 24EVTF206
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	
Chapter No.1: Introduction to Data Structures Review of C: Structures and pointers, Data Structures, Classifications (Primitive & Non-Primitive), Data structure Operations, Dynamic Memory Allocation Functions, Files–File manipulation programs Chapter No.2: Lists Concept of lists: Abstract datatype, Definition, Representation of linked lists in Memory, Operations: Traversing, Searching, Insertion and Deletion., Doubly Linked lists, Circular linked lists. Applications of Linked lists– Polynomials, Sparse matrix representation and other applications. Chapter No. 3: Stacks and Recursion Stack: Definition, Operations, StackADT Implementation of stack operations. Polish notation: Infix to postfix conversion, evaluation of postfix expression, parenthesis matching and other applications. Recursion: Factorial of a number, GCD of two numbers, Ackerman "sproblem, Fibonacci series. Chapter No. 4: Queues Queue: Definitions, QueueADT, Variants of Queues: Linear queue, circular queue, priority queue, Double ended queue and multiple queues. Applications of queue: Simulation of queuing systems and other applications. Chapter No.5: Binary trees Binary Tree: Definition, Terminology and representation, Tree Traversals both recursive and Iterative. Binary Search Tree and its applications.		
Text Books: 1. Data Structures Using C and C++ - Y.Langsam, M.Augenstein And A. M.Tenenbaum, Prentice-Hall of India Pvt. Ltd. Edition- 2, 2006 2. Data Structures with C--Seymour Lipschutz, Tata McGraw Hill India LTD, Edition-1, 2011		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 80 of 144 Batch: 2023-27

Reference Books:

1. Data Structures and Algorithms Made Easy – Narshiman Karumunchi, Career Monk Publications, Edition-2, 2017.
2. DataStructureThroughC-YashavantPKanetkar, BPB Publication, Edition-3.
3. Problem Solving in Data structures and Algorithms Using C – Hemant Jain, Taran Technologies Private Limited, Edition-1, 2016
4. Introduction to Algorithms Thomas H. Cormen, Charles E. Leiserson, Ronald L. Rivest, and Clifford Stein. The MIT Press, Edition-3, 2009.
5. Cracking the coding interview-Gayle McDowell, Edition-6
6. Onlineplatform: www.Hackerrank.com, www.geeksforgeeks.com

[Back to semester IV](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 81 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: CMOS VLSI Design		Course Code: 24EVTC301
L-T-P: 4-0-0	Credits: 4	Contact Hours: 4Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 50Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1: Electronic Analysis of CMOS logic gates DC transfer characteristics of CMOS inverter, Beta Ratio Effects, Noise Margin, MOS capacitance models. Transient Analysis of CMOS Inverter, NAND, NOR and Complex Logic Gates, Gate Design for Transient Performance, Switch-level RC Delay Models, Delay Estimation, Elmore Delay Model, Power Dissipation of CMOS Inverter, Transmission Gates & Pass Transistors, Tristate Inverter. Chapter No. 2: Design of CMOS logic gates Stick Diagrams, Euler Path, Layout design rules, DRC, Circuit extraction, Layout of AOI and OAI circuits, Latch up – Triggering Prevention		
Unit II Chapter No. 3. Designing Combinational Logic Networks Gate Delays, Driving Large Capacitive Loads, Delay Minimization in an Inverter Cascade, Logical effort. Pseudo nMOS, Clocked CMOS, Dynamic CMOS Logic Circuits, Dual-rail Logic Networks: CVSL, CPL. Chapter No.4. Standard Cell Layout Digital Standard cell library development, Schematic (beta calculations, stage ratio) layout (architecture, height of cell, power rail calculations), RC extraction, abstract, and LEF file characterization.		
Unit III Chapter No. 5. Sequential CMOS Circuit Design Sequencing static circuits, Circuit design of latches and flip-flops, Clocking- clock generation, clock distribution. Chapter No. 6. Adders and Multipliers Inverting adder, Carry Save Adder, Carry Select adder, Array Multiplier, Carry Save Multiplier and Signed Multiplication.		
Text Books 1. John P. Uyemura, Introduction to VLSI Circuits and Systems, 1, Wiley, 2007 2. Neil Weste, David Harris & Ayan Banerjee, CMOS VLSI Design, 3, Pearson Ed, 2005		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 82 of 144 Batch: 2023-27

3. Sung-Mo Kang & Yusuf Leblebici, CMOS Digital Integrated Circuits: Analysis and Design, 3, Tata McGra, 2007
4. M. J. S. Smith, "Application Specific Integrated Circuits", Addison -Wesley Longman Inc., 1997.

Reference Books:

1. FinFET Modeling for IC Simulation and Design: Using the BSIM-CMG Standard By Yogesh Singh Chauhan, Darsen Duane Lu, Vanugopalan Sriramkumar, Sourabh Khandelwal, Juan Pablo Duarte, Navid Payvadosi, Ai Niknejad, Chenming Hu, Elsevier Publication, 2015
2. Wayne, Wolf, Modern VLSI design: System on Silicon, 3, Pearson Ed, 2005
3. Douglas A Pucknell and Kamran Eshraghian, Basic VLSI Design, 3, PHI, 2005
4. Faranak Nekoogar, "From ASICs to SOCs: A Practical Approach", Prentice Hall PTR, 2003.

[Back to Semester - V](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 83 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: Semiconductor Device Physics		Course Code: 25EVTC312
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1. Energy Band Model Energy bands in solids - Intrinsic and Extrinsic semiconductors - Direct and Indirect bandgap -Density of states - Fermi distribution -Free carrier densities - Boltzmann statistics - Thermal equilibrium. Chapter 2. Motion and Recombination of Electrons and Holes Current flow mechanisms: Drift current, Diffusion current - Mobility of carriers - Current density equations - Continuity equation Chapter 3. PN and Metal–Semiconductor Junctions Thermal equilibrium physics - Energy band diagrams - Space charge layers - Poisson equation - Electric fields and Potentials - p-n junction under applied bias - Static current-voltage characteristics of p-n junctions - Breakdown mechanisms.		
Unit II Chapter 4. MOS Capacitor Accumulation - Depletion - Strong inversion - Threshold voltage - Contact potential - Gate work function - Oxide and Interface charges - Body effect - C-V characteristics of MOS. Chapter 5. MOS Transistor Drain current - Saturation voltage - Sub-threshold conduction - Effect of gate and drain voltage on carrier mobility - Compact models for MOSFET and their implementation in SPICE: Level 1, 2 and 3 - MOS model parameters in SPICE.		
Unit III Chapter 6. MOSFETs in ICs—Scaling, Leakage, and Other Topics Effect of scaling - Channel length modulation - Punch-through - Hot carrier degradation - MOSFET breakdown - Drain-induced barrier lowering Chapter 7. Effect of tox - Effect of high-k and low-k dielectrics on the gate leakage and Source and drain leakage - tunneling effects - Different gate structures in UDSM - Impact and reliability challenges in UDSM		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 84 of 144 Batch: 2023-27

Text Books

1. Chenming Hu, Modern Semiconductor Devices for Integrated Circuit, Pearson education
2. S M Sze, Physics of Semiconductor devices, Wiley Online Library
3. J.P. Colinge and C. A. Colinge, Physics of Semiconductor Devices, Kluwer Academic Publishers, US, 2017
4. M K Achutan and K N Bhatt, Fundamental of Semiconductor Devices, McGraw Hill Education, US, 2017

[Back to Semester - V](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 85 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: Machine Learning		Course Code: 25EVTE306
L-T-P: 2-0-1	Credits: 4	Contact Hours: 6Hrs/week
ISA Marks: 67	ESA Marks: 33	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter No.1 Introduction

Motivation, History and Evolution, Definition (ETP, Examples), Types of Machine Learning: Supervised, Unsupervised and Reinforcement learning.

Chapter No. 2 Supervised Learning

Model Representation: Basic Terminologies (Variable/features, Input, Output, Model, Learning Algorithm, Hypothesis, Cost/Loss function) Linear Regression: Single Variable (Representation of hypothesis, cost function, Optimization: Sum of squared error (L1 and L2), parameters/weights, bias) without bias and with bias. Model Optimization: Introducing Iterative optimization (Sum of squares error function, Gradient descent algorithm) and non-iterative optimization. Linear Regression: Polynomial Regression and Multi-variable Regression (Representation of hypothesis, cost function, Optimization). Model Optimization: Gradient descent algorithm (Learning rate/ step size, Normalization/ Feature Scaling). Model Optimization: Non-iterative optimization (Normal Equation). Logistic Regression: Hypothesis Representation, Decision boundary, Cost function, Logistic Regression: Optimization (Gradient Descent), Multi-class classification (One-vs.-all classification using logistic regression), Classical supervised learning algorithm- Support Vector Machine (SVM).

Chapter No. 3 Performance Evaluation

Performance Evaluation of learning models: Metrics (Confusion matrix, Precision, Recall, F1 Score, RoC curves), Modeling data and validating learning, Over fitting, Trade of Bias and Variance, Methods to overcome over fitting (Feature reduction, Regularization).

Unit II

Chapter No. 4 Unsupervised Learning Clustering:

Introduction, K-means Clustering, Algorithm, Cost function, Applications, Dimensionality Reduction: Motivation, Definition, Methods of Dimensionality reduction, Dimensionality Reduction: PCA- Principal Component Analysis.

Chapter No. 5 Introduction to Neural Network and deep learning:

Introduction to Neural Networks (Motivation: non-linear model, Neurons and perception), Model representation: Neural Network Architecture (Activation units, Layers), Neural Network:

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 86 of 144 Batch: 2023-27

Initialization, Forwards propagation, and Cost function, Back propagation algorithm, Multi-class classification, Steps to train a neural network, Applications of Neural Networks, Introduction to Deep Learning (Motivation, Overview), Convolution Neural Networks (CNN) (Architecture, terminologies, Evolution and Modelling).

Unit III

Chapter No. 6 Deep learning algorithms

Recurrent Neural Networks (RNN), Self-supervised models (Auto encoders and variants), Generative Models (GAN, its variants and applications).

Chapter No. 7 Sequence to Sequence Learning:

Attention networks, Transformer based architecture, Transformer for Time-Series

Text Books

1. Tom Mitchell, Machine Learning, 1, McGraw-Hill, 1997
2. Christopher Bishop, Pattern Recognition and Machine Learning, 1, Springer, 2007

Reference Books:

1. Trevor Hastie, Robert Tibshirani, Jerome Friedman, The Elements of Statistical Learning: Data Mining Inference and Prediction, 2, Springer, 2009

[Back to Semester - V](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 87 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: Computer Architecture		Course Code: 25EVTC311
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4Hrs/week
ISA Marks: 67	ESA Marks: 33	Total Marks: 100
Teaching Hours: 30 + 26 Hrs	Examination Duration: -- Hrs	
Unit I		
Chapter No.1: Introduction to Computer Architecture		
Abstraction and layers in computing systems, Measuring performance: Execution time, CPI, MIPS, speedup, Amdahl’s Law. Instruction set principles and ISA design trade-offs.		
Chapter No.2: Processor Design and Pipelining		
Datapath components and control for single-cycle and multi-cycle MIPS, control unit: hardwired and micro programmed; Basics of pipelining, pipeline stages, Hazards: structural, data, control; hazard detection and forwarding - Branch prediction and pipeline optimizations		
Unit II		
Chapter No. 3: The Processor and Memory Hierarchy		
Cache memory: principles, hierarchy, locality of reference - Cache design: size, associativity, replacement, write strategies - Virtual memory, paging, address translation - Optimizing memory performance: blocking, loop transformations		
Chapter No. 4: Advanced Parallel Architectures and Algorithmic Optimization Introduction to Parallelism and Programming Challenges; Shared Memory and Message-Passing Architectures (SISD, SIMD, MIMD, SPMD, Vector); Superscalar Processors and Multicore Architectures; ILP, TLP, and DLP Concepts; Introduction to GPUs and Graphics Processing; Optimized Algorithms: Matrix Multiplication, FFT, Convolution; Time Complexity vs Hardware Performance Trade-offs; Accelerators: GPUs, DSPs, and Domain-Specific Processors.		
Text Books:		
1. Computer Architecture: A Quantitative Approach - J. L. Hennessy, D. A. Patterson, 5th Ed., 2012, Morgan Kaufmann.		
Reference Books:		
1. Computer Architecture and Organization– John P. Hayes, 3rd edition, McGraw-Hill, 1998		
2. Computer Systems: A Programmer's Perspective - Randal E. Bryant & David R. O' Hallaron, 3rd Ed., Pearson Education, 2016.		
3. Structured Computer Organization - Andrew S. Tanenbaum, Todd Austin, 6th Ed.. Pearson, 2013.		
4. Computer Organization and Design: The Hardware/Software Interface - David A. Patterson, John L. Hennessy. 5th Ed., 2014, MK publishers.		

Back to Semester - V

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 88 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: Digital Signal Processing		Course Code: 25EVTC305
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 2 Hrs	
Unit I Discrete Fourier Transforms Brief review of signals and systems: Basic definitions, properties and applications. Discrete Fourier Transforms (DFT), DFT as a linear transformation, Properties of DFT, Use of DFT in linear filtering, Overlap-save and Overlap-add method.		
Unit II Fast-Fourier-Transform (FFT) algorithms Fast-Fourier-Transform (FFT) algorithms: Direct computation of DFT, Need for efficient computation of the DFT (i.e. FFT algorithms), Radix-2 FFT algorithm for the computation of DFT and IDFT: Decimation-in-time and Decimation-in-frequency algorithms.		
Unit III Design of digital IIR and FIR filters Design of IIR filters: Butterworth and Chebyshev methods using impulse invariance technique, and bilinear transformation. Design of linear phase FIR filters using windowing method - Rectangular, Hamming, Hanning, Bartlet and Kaiser windows.		
Text Books: 1. Proakis&Manolakis, Digital signal processing Principles Algorithms & Applications, 4th edition, PHI, New Delhi, 2007 2. S.K. Mitra, Digital Signal Processing, 2nd edition, Tata Mc-Graw Hill, 2004		
Reference Books: 1. Oppenheim & Schaffer, Discrete Time Signal Processing, 5th edition, PHI, New Delhi, 2000		

[Back to Semester - V](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 89 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: Analog Integrated Circuit Design		Course Code: 25EVTC306
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 16 Hrs	Examination Duration: 2 Hrs	
Chapter No. 1: Differential Amplifiers		07 hrs
Design of 5 pack and 7 pack differential amplifiers and compensation techniques		
Chapter No. 2: Reference Circuits		05 hrs
Current reference, startup circuits, Bandgap reference circuit, Current mode Bandgap reference.		
Chapter No. 3: Comparators		04 hrs
Basic Comparator architecture, non-idealities-offset error, bandwidth consideration, Dynamic comparator.		
Text Books:		
1. B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001		
2. Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog circuit Design" Oxford University Press, 2002.		
Reference Books:		
1. Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 2000		

[Back to Semester - V](#)

Program: Electronics Engineering (VLSI Design & Technology)	Semester: V Semester
--	-----------------------------

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 90 of 144 Batch: 2023-27

Course Title: CMOS VLSI Design Lab		Course Code: 24EVTP301
L-T-P: 0-0-1	Credits: 1	Contact Hours: 2Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
T eaching Hours: --	Examination Duration: 2 Hrs	
<u>List of Experiments:</u> 1. Introduction to Cadence EDA tool. 2. Static and Dynamic Characteristic of CMOS inverter. 3. Layout of CMOS Inverter (DRC, LVS) 4. Static and Dynamic Characteristic of CMOS NAND2 andNOR2. 5. Layout of NAND2, NOR2, XOR2 gates (DRC, LVS). 6. Analysis of Transmission Gate Structured Enquiry 1. AOI and OAI analysis and layout 2. Design of D-FF Open Ended 1. Design complex combinational circuits and analyze the performance using Cadence tool.		
Reference Books: 1. John P. Uyemura, -Introduction to VLSI Circuits and Systems, Wiley, 2006. 2. Neil Weste and K. Eshragian, Principles of CMOS VLSI Design: A System Perspective, 2nd edition, Pearson Education (Asia) Pvt. Ltd.,2000.		

[Back to Semester - V](#)


Program: Electronics Engineering (VLSI Design & Technology)	Semester: V Semester
--	-----------------------------

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 91 of 144 Batch: 2023-27

Course Title: Mini Project		Course Code: 24EVTW301
L-T-P: 0-0-3	Credits: 3	Contact Hours: 6Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: --	Examination Duration: 2 Hrs	

Guide lines for selection of a project:

1. The project needs to encompass the concepts learnt in a subject/s studied in the previous four semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the identified need.
2. Project should be able to exhibit sensing, controlling and actuation sections.
3. The mini project essentially will comprise of two components:
 - The hardware design
 - The graphical user interface (GUI) for application and data analysis with report generation.



4. Student can select a project which leads to a product or model or prototype related to following areas (not limited to these areas).
 - Pulse and digital circuits: simulate the working of one or more circuits
 - Signals and systems: simulate the behavior of a system by considering different signals
 - Analog Electronic: simulate working of different devices
 - Control systems: simulate the behavior of a control system
 - Linear Integrated Circuits: simulate working of one or more circuits
 - Micro-controllers: simulate the ALU/control unit of microcontroller
5. Time plan: Effort to do the project should be between 120-150 Hrs per team, which

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 92 of 144 Batch: 2023-27

includes self-study of an individual member (80-100 Hrs) and team work (40-50hrs).

6. Learning overhead should be 20-25% of total project development time.

[**Back to Semester - V**](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 93 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: V Semester
Course Title: Arithmetical Thinking and Analytical Reasoning		Course Code: 23EHSA303
L-T-P: 0-0-0	Credits: 0	Contact Hours: 1 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 16Hrs	Examination Duration: 3 Hrs	
Chapter No. 1. Analytical Thinking Importance of Sense of Analysis for Engineers, Corporate Methodology of Testing Sense of Analysis, Puzzles for practice: Analytical, Mathematical, Classification Puzzles, Teamwork in Problem Solving		
Chapter No. 2. Mathematical Thinking I Problems on Finance: Percentages, Gain and Loss, Interest; Distribution and Efficiency Problems: Averages, Time Work, Permutations Combinations		
Chapter No. 3. Mathematical Thinking II Distribution Problems: Permutations Combinations		
Chapter No. 4. Verbal Ability Comprehension of Passages, Error Detection and Correction Exercises, Common Verbal Ability questions from Corporate Recruitment Tests		
Reference Books: 1. George J Summers, "The Great Book of Puzzles & Teasers", Jaico Publishing House, 1989 2. Shakuntala Devi , "Puzzles to Puzzle You", Orient Paper Backs, New Delhi, 1976 3. R. S. Aggarwal, "A Modern Approach to Logical Reasoning", Sultan Chand and Sons, New Delhi, 2018 4. M Tyra, "Magical Book on Quicker Maths", BSC Publications, 2018 5. Cambridge Advanced Learner's Dictionary, Cambridge University Press. 6. Kaplan's GRE guide		

[Back to Semester - V](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 94 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Physical Design-Analog		Course Code: 24EVTC307
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5Hrs/week
ISA Marks: 100	ESA Marks: --	Total Marks: 100
Teaching Hours: 14Hrs	Examination Duration:3 Hrs	
Chapter No 1. Standard cell Layout creation Layout Practice Sessions (DRC/LVS Dirty layout), Understanding verification errors, Error debugging skills, Hands on experience of using layout editor, Quality of the layout, Half DRC rules, Mega module creation. Chapter No 2. Analog layout Importance of performance in Analog layout, Importance of floor planning and placement, Attributes need to be taken care during routing stage, Introduction to DRC, LVS, Density and RCX. Chapter No 3. Matching and Guard rings, Matching Introduction to mismatch concepts, Causes for mismatch, Types of mis-match, Rules for matching, Activities. Guard ring: What is guard ring, Usage of guard ring Chapter No 4. Reliability issues Introduction to failure mechanism, causes of reliability issues, Process enhancement techniques and Layout considerations to reduce reliability issues Chapter No 5. Physical design of amplifier and buffer Applying the studied concepts and doing layout, Prioritising the constraints given, Quality checks, Buddy reviews and implementations, Documentation		
Reference Books: 1. The Art of Analog Layout – Alan Hastings 2. CMOS IC layout – Dan Clien 3. IC Layout Basics – Chris saint and Judy saint		

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 95 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology))		Semester: VI Semester
Course Title: VLSI Fabrication Technology		Course Code: 24EVTC308
L-T-P: 2-0-0	Credits: 2	Contact Hours: 2Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1: Crystal growth, wafer preparation, epitaxy and oxidation Electronic Grade Silicon, Czochralski crystal growing, Silicon Shaping, processing considerations, Vapor phase Epitaxy, Molecular Beam Epitaxy, Silicon on Insulators, Epitaxial Evaluation, Growth Mechanism and kinetics, Thin Oxides, Oxidation Techniques and Systems, Oxide properties, Redistribution of Dopants at interface, Oxidation of Poly Silicon, Oxidation induced Defects.		
Unit II Chapter No. 2: Lithography and relative plasma etching Optical Lithography, Electron Lithography, X-Ray Lithography, Ion Lithography, Plasma properties, Feature Size control and Anisotropic Etch mechanism, reactive Plasma Etching techniques and Equipment. Chapter No. 3: Deposition, Diffusion, Ion implementation and Metallization Deposition process, Poly silicon, plasma assisted Deposition, Models of Diffusion in Solids, Fick's one-dimensional Diffusion Equations – Atomic Diffusion Mechanism – Measurement techniques – Range theory- Implant equipment. Annealing Shallow junctions – High energy implantation – Physical vapor deposition – Patterning.		
Unit III Chapter No. 4: Process simulation and VLSI process integration Ion implantation – Diffusion and oxidation – Epitaxy – Lithography – Etching and Deposition- NMOS IC Technology – CMOS IC Technology – MOS Memory IC technology - Bipolar IC Technology – IC Fabrication. Chapter No. 5: Analytical, Assembly Techniques and Packaging of VLSI Devices Analytical Beams – Beam Specimen interactions - Chemical methods – Package types – packaging design considerations – VLSI assembly technology – Package fabrication technology.		
Text Books 1. S.M.Sze, "VLSI Technology", McGraw Hill Second Edition. 1998.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 96 of 144 Batch: 2023-27

2. James D Plummer, Michael D. Deal, Peter B. Griffin, “Silicon VLSI Technology: Fundamentals Practice and Modeling”, Prentice Hall India.2000.
3. Wai Kai Chen, “VLSI Technology” CRC Press, 2003.
4. C.Y. Chang and S.M.Sze (Ed), ULSI Technology, McGraw Hill Companies Inc, 1996.
5. S.K. Gandhi, VLSI Fabrication Principles, John Wiley Inc., New York, 1983.

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 97 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: System Verilog for Verification		Course Code: 24EVTC309
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: 14Hrs	Examination Duration: 3 Hrs	

Chapter No. 1. Verification Concepts

Concepts of verification, importance of verification, Stimulus vs Verification, functional verification, test bench generation, functional verification approaches, typical verification flow, stimulus generation, direct testing, Coverage: Code and Functional coverage, coverage plan.

Chapter No. 2. System Verilog – Language Constructs

System Verilog constructs - Data types: two-state data, strings, arrays: queues, dynamic and associative arrays, Structs, enumerated types. Program blocks, module, interfaces, clocking blocks, mod-ports.

Chapter No. 3. System Verilog – Classes & Randomization

SV Classes: Language evolution, Classes and objects, Class Variables and Methods, Class instantiation, Inheritance, and encapsulation, Polymorphism.
Randomization: Directed Vs Random Testing. Randomization: Constraint Driven Randomization.

Chapter No. 4. System Verilog – Assertions & Coverage

Assertions: Introduction to Assertion based verification, Immediate and concurrent assertions. Coverage driven verification: Motivation, Types of coverage, Cover Group, Cover Point, Cross Coverage, Concepts of Binning and event sampling.

Chapter No. 5. Building Testbench

Layered testbench architecture. Introduction to Universal Verification Methodology, Overview of UVM Base Classes and simulation phases in UVM and UVM macros. Unified messaging in UVM, UVM environment structure, Connecting DUT- Virtual Interface

Reference Books:

1. System Verilog LRM
2. Chris Spear, Gregory J Tumbush - SystemVerilog for verification - a guide to learning the testbench language features - Springer, 2012

Tools: Questa Sim, NC Verilog, NC Sim, CVER + GTKWave, VCSMX, Modelsim for Verilog

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 98 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: GEN AI		Course Code: 24EVTC310
L-T-P: 2-0-1	Credits: 4	Contact Hours: 4 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1: Introduction to Generative AI Definition, Overview of Generative AI, Importance and applications of Generative AI, Evolution of AI towards generative models, Key milestones and breakthroughs in Generative AI. Chapter 2: Generative Models I: Autoencoders (AE) and Variational Autoencoders (VAEs) Architecture: Encoder, Decoder, Latent Space, Training with ELBO (Evidence Lower Bound), Applications and limitations. Generative Adversarial Networks (GANs): Architecture: Generator and Discriminator, Training process, loss functions, Common issues, Variants: DCGAN, CycleGAN, StyleGAN. Diffusion Models: Forward process (encoders), reverse process (decoders), score matching, guided diffusion Chapter 3: Training and Evaluation of Generative AI Models: <u>Optimization Methods:</u> Gradient Descent, Stochastic Gradient Descent (SGD), Adam Optimizer, Adam (Adaptive Moment Estimation), RMSProp (Root Mean Square Propagation), Adagrad (Adaptive Gradient Algorithm), AdaDelta. <u>Evaluation Metrics:</u> Inception Score (IS), Frechet Inception Distance (FID), Perplexity, Reconstruction Error, Mode Score, Diversity Metrics, Wasserstein Distance, Earth Mover's Distance (EMD), BLEU Score Challenges: Mode collapse, stability, and convergence.		
Unit II Chapter 4: Generative Models II: Autoregressive Models Definition and Principle: Autoregressive Property, Conditional Dependence, Autoregressive Process Examples of Autoregressive Models: AR Models in Time Series Analysis, Autoregressive Integrated Moving Average (ARIMA) Autoregressive Models for Generative AI: PixelCNN - Overview, Architecture, Training, Applications WaveNet - Overview, Architecture, Training, Applications Chapter 5: Generative Models II: Transformers Introduction to Transformers, Origins and evolution from traditional sequence models (like RNNs and LSTMs) to transformers, self-attention mechanism, multi-head attention, position-wise feedforward networks.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 99 of 144 Batch: 2023-27

Transformer Architecture: breakdown of encoder and decoder stacks, Layer normalization and residual connections, Masked self-attention in the decoder for auto-regressive generation, Pre-training and Fine-tuning.

Transformer-based Autoregressive Models: Overview, Architecture, Training, Applications, BERT (Bidirectional Encoder Representations from Transformers), T5 (Text-to-Text Transfer Transformer)

Chapter 6: Generative Models II: Large Language Models (LLMs)

Introduction to LLMs, Overview of Large Language Models (e.g., GPT-3, GPT-4), Training methodologies and scalability, Integration of LLMs in various generative tasks, Fine-tuning and transfer learning with LLMs, Building and deploying LLM-based applications.

Unit III

Chapter 7: Advanced Topics in Generative AI:

Flow-Based Models, Invertibility, Volume Preservation, Normalizing Flows, Invertible Convolution, Coupling Layers Sparse Attention Mechanisms, Multimodal Generative Models, Meta-Learning and Few-Shot Learning, Continual Learning and Transfer Learning, Privacy-Preserving Generative Models, Quantum Generative Models

Chapter 8: Ethical Considerations and Responsible AI:

Bias and fairness in generative AI models, Privacy concerns and data protection in generative AI applications, Responsible use of generative models in society

Text Books:

Reference Books:

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 100 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Minor Project		Course Code: 24EVTW302
L-T-P: 0-0-6	Credits: 6	Contact Hours: 12Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: --	Examination Duration: 3 Hrs	

Application Areas are,

- Smart City
- Connected Cars
- Home Automation
- Health care
- Smart energy
- Agriculture

Guide lines for selection of a project:

1. The project needs to encompass the concepts learnt in a subject/s studied in the previous five semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the minor-projects.
2. Student can select a project which leads to a product or model or prototype.
3. Time plan: Effort to do the project should be between 120-150 Hrs per team, which includes self study of an individual member (80-100 Hrs) and team work (40-50hrs).
4. Learning overhead should be 20-25% of total project development time.

Criteria for group formation:

1. 3-4 students in a team.
2. Role of teammates: Team lead and members.

Allocation of Guides and Mentors for the projects:

Every Project batch will be allocated with one faculty.

Details of the project batches:

1. Number of faculty members: 64
2. Number of students: 278

Role of a Guide

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 101 of 144 Batch: 2023-27

The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project development, guide should help towards its successful completion as per the predefined standards.

How student should carry out a project:

1. Define the problem
2. Specify the requirements
3. Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm, etc)
4. Analyze the design
5. Select appropriate simulation tool and development board for the design.
6. Implement the design
7. Optimize the design and generate the results with optimized design.
8. Result representation and analysis
9. Prepare a document and presentation.

Report Writing

1. The format for report writing should be downloaded from <ftp://10.3.0.3/minorprojects>
2. The report needs to be shown to guide and committee for each review.

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 102 of 144 Batch: 2023-27

Program : Electronics Engineering (VLSI Design & Technology)		Semester: VI
Course Title: Industry Readiness & Leadership Skills		Course Code: 23EHSA304
L-T-P: 0-0-0	Credits: 0	Contact Hours: 1 hrs/week
ISA Marks: 25	ESA Marks: 75	Total Marks: 100
Teaching Hours: 16Hrs	Examination Duration: 3 Hrs	
Chapter No. 1. Written Communication Successful Job Applications, Résumé Writing, Emails, Letters, Business Communication, Essay, and Paragraph Writing for Recruitment Tests Chapter No. 2. Interview Handling Skills Understanding Interviewer Psychology, Common Questions in HR Interviews, Grooming, Interview Etiquette Chapter No. 3. Lateral & Creative Thinking Lateral Thinking by Edward de Bono, Fractionation and Brain Storming, Mind Maps, Creativity Enhancement through Activities Chapter No. 4. Team Building & Leadership Skills Communication in a Team, Leadership Styles, Playing a Team member, Belbin’s team roles, Ethics, Effective Leadership Strategies		
Reference Books: 1. Diana Booher – E Writing, Laxmi Publications 2. Edward de Bono–Lateral Thinking – A Textbook of Creativity, Penguin UK 3. William Strunk, E B White – The Elements of Style, Pearson 4. John Maxwell – The 17 Essential Qualities of a Team Player, HarperCollins Leadership 5. Robin Ryan – 60 Seconds and You’re Hired! – Penguin Books		

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 103 of 144 Batch: 2023-27

Program : Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Professional Aptitude and Logical reasoning		Course Code: 16EHSC301
L-T-P: 3-0-0	Credits: 3	Contact Hours:3 Hrs/Week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration:3 Hrs	
Unit I Chapter 1. – Arithmetical Reasoning Chapter 2. – Analytical Thinking Chapter 3. – Syllogistic Logic		
Unit II Chapter 1. – Verbal Logic Chapter 2. – Non-Verbal Logic		
Unit III Chapter 1. - Lateral Thinking		
Text Books 1. A Modern Approach to Verbal and Non – Verbal Reasoning – R. S. Aggarwal, Sultan Chand and Sons, New Delhi 2. Quantitative Aptitude – R. S. Aggarwal, Sultan Chand and Sons, New Delhi		
Reference Books: 1. Verbal and Non – Verbal Reasoning – Dr. Ravi Chopra, MacMillan India 2. Lateral Thinking – Dr. Edward De Bono, Penguin Books, New Delhi		

[Back to Semester - VI](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 104 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Communication Systems		Course Code: 24EVTE301
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 01. Introduction to Analog communication: Introduction, history of communication, need for modulation, Amplitude modulation, Time-Domain and Frequency domain description, Frequency-Domain description, DSBSC, SSB, VSB, Phase and frequency modulation, Phase and frequency Deviation, Narrow and Wide band frequency modulation. Spectrum and phase diagram of FM Transmission band width of FM waves, Effect of Modulation index on bandwidth, Comparison of all modulation techniques. Chapter 02. Sampling Process: Sampling theorem, Quadrature sampling of Band pass signals, Reconstruction of a message from its samples. Time Division Multiplexing (TDM) Signal distortion in Sampling. Pulse Amplitude Modulation (PAM), Pulse Position Modulation (PPM), Pulse Width Modulation (PWM).		
Unit II Chapter 03. Waveform Coding Techniques: Pulse-Code Modulation, Channel noise and Error Probability, Quantization noise and Signal to noise ratio, Robust Quantization, Differential Pulse code modulation, Delta Modulation, Problems. Chapter 04. Baseband shaping for data transmission: Discrete PAM signals, Power spectra of discrete PAM signals, Intersymbol Interference, Nyquist's criterion for distortionless baseband binary transmission, correlative coding, eye pattern, baseband M-ary PAM systems, and adaptive equalization for data transmission, Problems.		
Unit III Chapter 05. Digital Modulation Techniques: Digital Modulation formats, Coherent binary modulation techniques, Coherent quadrature modulation techniques, Non-coherent binary modulation techniques, Comparison of Binary and Quaternary Modulation techniques, Problems.		
Text Books 1. "Communication Systems" by 'Simon Haykin' John Wiley 2003. 5th edition, 2009 2. "Principles of communication Systems", by Taub & Schilling, 2nd edition, TMH.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 105 of 144 Batch: 2023-27

3. “Digital communications”, Simon Haykin, John Wiley, 2006

Reference Books:

1. Communication Systems, by B.P.Lathi ,
2. Ganesh Rao, K N Haribhat, Analog Communication, Sanguine, 2009
3. Communication Systems by Harold. P.E, Stern Samy. A. Mahmond, Pearson Education, 2004.
4. Electronic communication systems, Kennedy and Davis, TMH, Edn. 6, 2012

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 106 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Computer Communication Networks I		Course Code: 24EVTE302
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No.1. Computer Networks and the Internet What is Internet? The Network Edge, the network Core, delay-loss, throughput in packet switched networks. Protocol layers (OSI layers) and their service models, networks under attack Chapter No. 2. Application Layer Principles of network applications, the web and HTTP, DHCP, electronic mail in the internet, DNS, peer-to-peer applications		
Unit II Chapter No. 3. Transport Layer Introduction and transport-layer services-relationship between transport and network layers - overview of the transport layer in the internet, multiplexing and de multiplexing, connectionless transport: UDP, principles of reliable data transfer, connection-oriented transport TCP, TCP congestion control. Chapter No. 4. Network layer Introduction, virtual circuit and datagram networks, what's inside router? The Internet protocol (IP): forwarding and addressing in the internet.		
Unit III Chapter No. 5. Network layer: Routing algorithms: Link-State (LS), Distance-Vector (DV), Hierarchical Routing, Routing in the Internet, Intra-AS routing RIP, OSPF, Inter-AS routing BGP, broadcast routing algorithms and multi cast routing		
Text Books: 1. Kurose & Ross, Computer Networking A Top-Down Approach, 6th edition, PEARSON, 2013.		
Reference Books: 1. Behrouz A. Forouzan, 1. Data Communications and Networking, 4th Edition, Tata McGra, 2006 2. Larry L. Peterson and Bruce S. Davie, Computer Networks A Systems Approach, 4th Edition, Elsevier, 2007		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 107 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Embedded Intelligent Systems		Course Code: 24EVTE303
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5Hrs/week
ISA Marks: 80	ESA Marks: 20	Total Marks: 100
Teaching Hours: 14Hrs	Examination Duration: 3 Hrs	
1. Basics of embedded systems Linux Application Programming, System V IPC, Linux Kernel Internals and Architecture, Kernel Core, Linux Device Driver Programming, Interrupts & Timers, Sample shell script, application program, driver source build and execute. 2. Heterogeneous computing Basics of heterogeneous computing with various hardware architectures designed for specific type of tasks, Advanced heterogeneous computing with a. Introduction to Parallel programming b. GPU programming (OpenCL) c. Open standards for heterogeneous computing (Openvx), Basic OpenCL examples - Coding, compilation and execution. 3. ML Frameworks lab with the target device Caffe, TensorFlow, TF Lite machine learning frameworks & architecture, Model parsing, feature support and flexibility, supported layers, advantages and disadvantages with each of these frameworks, Android NN architecture overview, Full stack compilation and execution on embedded device. 4. Model Development and Optimization Significance of on device AI, Quantization, pruning, weight sharing, Distillation, Various pre-trained networks and design considerations to choose a particular pre-trained model, Federated Learning, Flexible Inferencing. 5. Android Anatomy Android Architecture, Linux Kernel, Binder, HAL Native Libraries, Android Runtime, Dalvik Application framework, Applications, IPC.		
Text Books 1. Linux System Programming, by Robert Love, Copyright © 2007 O'Reilly Media 2. Heterogeneous Computing with OpenCL, 2nd Edition by Dana Schaa, Perhaad Mistry, David R. Kaeli, Lee Howes, Benedict Gaster, Publisher: Morgan Kaufmann		
Reference Books: 1. Deep Learning, MIT Press book, Goodfellow, Bengio, and Courville's		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 108 of 144 Batch: 2023-27

2. Beginning Android, by Wei-Meng Lee , Publisher: Wrox , O'Reilly Media

Experiment wise plan

Expt./Job No.	Experiment/job Details
1.	Practice programs on Linux Application Programming, system IPC
2.	Implement toolchain, linker, and loaders while building Hello World on the host, then execute on target.
3.	Basic OpenCL examples - Coding, compilation, and execution
4.	High-level language to assembly language translation – optimization and power management.
5.	Implementation of Caffe TensorFlow, TF Lite machine learning frameworks & architecture. Execution of sample programs with various pre-trained models
6.	Full stack compilation and execution on an embedded device. Quantization, pruning, weight sharing, Distillation execution with parameters.
7.	Implement basic programs in the Android framework and implement Android NN architecture.
8.	Push the ML/DL model on an Android device and run the application.
9.	Design an ML/DL model for a given problem targeted at Android devices with different architectures based on provided specifications.

[Back to List of Electives](#)

Program: Electronics Engineering (VLSI Design & Technology)	Semester: VI
Course Title: Advanced IC Packaging	Course Code: 24EVTE304

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 109 of 144 Batch: 2023-27

Credits:3	Contact Hours:4 hrs/week
ESA Marks:--	Total Marks:100
Examination Duration:3hrs	

Chapter 1: Introduction to Advanced Semiconductor Packaging

- Overview of semiconductor packaging
- Evolution of packaging technologies
- Challenges and trends in advanced packaging

Chapter 2: Packaging Materials and Processes

- Materials used in advanced packaging
- Assembly and packaging processes
- Flip-chip, wafer-level packaging, and 3D packaging
- Thermal and reliability considerations

Chapter 3: System-in-Package (SiP) and Multi-Chip Modules (MCM)

- Introduction to SiP and MCM
- Design considerations for SiP and MCM
- Introduction to SerDes, on-die PHYs and signal integrity

Chapter 4: Advanced Interconnect Technologies

- Microbump and fine-pitch technologies
- Through-Silicon Via (TSV) and 3D interconnects
- High-density interconnects (HDI)

Chapter 5: Layout of Package Substrates (Lecture & Lab)

- Review provided bump-to-ball connectivity data and fill out assigned lab worksheet
- Open single-die package layout database in a commercial package design tool such as APD+ and explore signal routing and power planes, filling out assigned lab worksheet
- Given a bump-to-ball map and substrate layer information, implement substrate layout

Chapter 6: Layout of Silicon Interposers (Lecture & Lab)

- Layout a silicon interposer given a microbump map for an ASIC and C4 ball assignments using a commercial router such as Innovus

Reference Books

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 110 of 144 Batch: 2023-27

1. Rao R Tummala, Fundamentals of Device and Systems Packaging, McGraw Hill, 2020.
2. Glenn R. Blackwell, The Electronics Packaging Handbook, CRC Press, 2017.
3. Bernard S Matisoff, Handbook of Electronics Packaging Design and Engineering, Springer, 2012.
4. Rao R Tummala, Fundamentals of Microsystems Packaging, McGraw Hill, 2001.

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 111 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VI Semester
Course Title: Automotive Electronics		Course Code: 24EVTE305
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	

Unit I

Chapter No: 1. Introduction to Vehicle Drivelines / Powertrain Systems

Overview of Automotive industry, ECU Design Cycle: Types of model development cycles (V and Agile), Components of ECU, Examples of ECU on Chassis, Infotainment, Body Electronics and cluster. Introduction to power train, manual and automatic transmissions, automotive axles, 4-wheel and 2-wheel drives, Vehicle braking fundamentals, Steering Control, Overview of Hybrid Vehicles.

Chapter No: 2. Automotive Control Systems Design

Derivation of models and design of control strategies for powertrain control modules and integration into automotive platforms. Engine control functions, Fuel control, Electronic systems in Engines, Development of control algorithm for EMS with consideration of vehicle performance. Automotive grade microcontrollers: Architectural attributes relevant to automotive applications, Automotive grade processors ex: Renesas, Quorivva, and Infineon.

Chapter No: 3. Automotive Sensors and Actuators

Sensor characteristics, Sensor response, Sensor error, Redundancy of sensors in ECUs, Avoiding redundancy, Smart Nodes, Examples of sensors: Accelerometer (knock sensors), wheel speed sensors, Engine speed sensor, Vehicle speed sensor, Throttle position sensor, Temperature sensor, Mass air flow (MAF) rate sensor, Exhaust gas oxygen concentration sensor, Throttle plate angular position sensor, Crankshaft angular position/RPM sensor, Manifold Absolute Pressure (MAP) sensor. Actuators: Engine Control Actuators, Solenoid actuator, Exhaust Gas Recirculation Actuator

Unit II

Chapter No: 4. Automotive Stability and Safety Systems

Passive/active safety systems and design philosophies. Investigation of stability issues associated with vehicle performance and the use of sensors and control system strategies for stability enhancement. Implementation and application to intelligent cruise control, lane departure warning systems, ABS, Traction Control, active steering systems, vehicle dynamic control systems.

Chapter No: 5. Automotive communication protocols

Overview of Automotive communication protocols: CAN, CAN FD, SOME/ IP Protocol, LIN, Flex Ray, MOST

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 112 of 144 Batch: 2023-27

Unit III

Chapter No: 6. Overview of ADAS/AV and Functional safety standards

Advanced Driver Assistance Systems (ADAS), Autonomous vehicle basics, sensing, planning and controls for autonomous driving, connected vehicles.

Functional Safety: Need for safety standard-ISO 26262, safety concept, safety process for product life cycle, safety by design, validation.

Chapter No:7. Diagnostics and Reliability

Discussion of legislated state, federal and international requirements. On-board automotive sensors to monitor vehicle operation, typical diagnostic algorithms. Analytical methods for designing fault-tolerant systems and assessing vehicle reliability, including safety critical systems and 'limp-home' modes. Use of handheld scanners and specialized diagnostic equipment to classify faults. Diagnostic protocols: KWP2000 and UDS.

Text Books:

1. Ribbens, Understanding of Automotive electronics, 8th edition, Elsevier, 2017
2. Denton.T, Automobile Electrical and Electronic Systems, 5th edition, Routledge, 2017
3. Denton.T, Advanced automotive fault diagnosis, 4th edition Routledge, 2016

Reference Books:

1. Ronald K Jurgen, Automotive Electronics Handbook, 2nd Edition, McGraw-Hill, 1999
2. JamesD Halderman, Automotive electricity and Electronics, 5th edition, Pearson, 2016
3. Allan Bonnick, Automotive Computer Controlled Systems Diagnostic Tools and Techniques, Elsevier Science, 2001
4. Nicholas Navet, Automotive Embedded System Handbook , 2009

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 113 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: CMOS ASIC Design		Course Code: 25EVTC401
L-T-P: 1-0-2	Credits: 3	Contact Hours: 5 Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 16 Hrs	Examination Duration: 3 Hrs	

Chapter No. 1. Introduction:

Design of combinational and sequential logic gates in CMOS. Layout and characterization of standard cells. Verilog for representing gate level netlists.

Chapter No. 2. Timing Analysis:

Sequential circuit timing and static timing analysis. Cell and net delays and cross-talk. Rationale and implementation of scan chains for testing standard-cell based logic circuits. Timing Verification: Setup Timing Check, Hold Timing Check, Timing across Clock Domains

Chapter No. 3: Physical design:

Physical design of standard-cell based CMOS ASICs: scan insertion, placement, and clock tree synthesis and routing. Netlist transformations at each step of the physical design process. Net parasitic and parasitic extraction. Use of PLLs for clock generation and de-skew.

Chapter No. 4. Standard Data formats:

Standard data formats for representing technology and design: LEF, Liberty, SDC, DEF and SPEF. Clock gating and power gating for reduction of device power consumption. Design for reliability: electro- migration, wire self heat and ESD checks and fixes.

Chapter No. 5. Packaging:

An overview of package design and implementation and system level timing

Reference Books:

1. The Design & Analysis of VLSI Circuits, L. A. Glassey & D. W. Dobbepahl, Addison Wesley Pub Co. 1985.
2. H. Bhatnagar, Advanced ASIC Chip Synthesis Using Synopsys Design Compiler Physical Compiler and PrimeTime, 2nd edition, 2001.
3. Static Timing Analysis for Nanometer Designs A Practical Approach, J. Bhasker • Rakesh Chadha, Springer Science+Business Media, LLC 2009

Tools: Cadence Innovous, Encounter

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 114 of 144 Batch: 2023-27

[Back to Semester - VII](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 115 of 144 Batch: 2023-27

Program :Electronics Engineering (VLSI Design & Technology)		Semester: VII
Course Title: Senior Design Project		Course Code: 24EVTW401
L-T-P: 0-0-6	Credits: 6	Contact Hours: 12 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: --	Examination Duration: 3 Hrs	
• Smart City • Connected Cars • Home Automation • Health care • Smart energy • Automation of Agriculture <u>Guide lines for selection of a project:</u> • The project needs to encompass the concepts learnt in the previous semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the project work. • Student can select a project which leads to a product or model or prototype. • Time plan: Effort to do the project should be between 60-70 Hrs per team, which includes self-study of an individual member (80-100 Hrs) and team work (40-50hrs). • Learning overhead should be 20-25% of total project development time. <u>Criteria for group formation:</u> • 3-4 students in a team. • Role of teammates: Team lead and members. <u>Allocation of Guides and Mentors for the projects:</u> Every Project batch will be allocated with one faculty. <u>Details of the project batches:</u> • Number of faculty - members: 50 • Number of students:3-4 students in a team. <u>Role of a Guide</u> The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 116 of 144 Batch: 2023-27

development, guide should help towards its successful completion as per the predefined standards.

How student should carry out a project:

- Define the problem.
- Specify the requirements.
- Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm, etc).
- Analyze the design and identify hardware and software components separately.
- Select appropriate simulation tool and development board for the design.
- Implement the design.
- Optimize the design and generate the results.
- Result representation and analysis.
- Prepare a document and presentation.

Report Writing

- The format for report writing should be downloaded from ftp://10.3.0.3/projects
- The report needs to be shown to guide and committee for each review.
-

Evaluation Scheme

- Internal semester assessment (ISA)
- Evaluation is done based on the evaluation rubrics given in Table 1
- Project shall be reviewed and evaluated by the concerned Guide for 50% of the marks.
- Project shall be evaluated by the review committee for 50% of the marks.

[Back to Semester - VII](#)

Program: Electronics Engineering (VLSI Design & Technology)	Semester: VII
---	---------------

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 117 of 144 Batch: 2023-27

Course Title: CIPE & EVS		Course Code: 15EHSC402
L-T-P: 2-0-0	Credits: Audit	Contact Hours: 2 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1 Features of Indian Constitution Features of Indian Constitution, Preamble to the constitution of India, Fundamental rights under Part III – details of Exercise of rights, Limitations & Important cases. Berubari Union and Exchange of Enclaves, KesavanandBharati vs. UOI, Maneka Gandhi vs. UOI, Air India Ltd. vs. NargeesMeerza, T.M.A. Pai Foundation v. St. of Karnataka, M.C. Mehta vs. UOI etc., Chapter No. 2 Relevance of Directive principles of State Policy Relevance of Directive principles of State Policy under Part IV, Fundamental duties & their significance. SarlaMudgal v. UOI Chapter No. 3 Union Union – President, Vice President, Union Council of Ministers, Prime Minister, Parliament & the Supreme Court of India. Chapter No.4 State State – Governors, State Council of Ministers, Chief Minister, State Legislature and Judiciary. Chapter No. 5 Constitutional Provisions for Scheduled Castes & Tribes Constitutional Provisions for Scheduled Castes & Tribes, Women &Children & Backward classes, Emergency Provisions. Chapter No. 6 Electoral process Electoral process, Amendment procedure, 42nd, 44th and 86th Constitutional amendments.		
Unit II Chapter No. 7 Scope & Aims of Engineering Ethics Scope & Aims of Engineering Ethics: Meaning and purpose of Engineering Ethics, Responsibility of Engineers, Impediments to responsibility, Honesty, Integrity and reliability, risks, safety & liability in engineering. Bhopal Gas Tragedy, Titanic case. Chapter No. 8 Intellectual Property Rights Intellectual Property Rights (IPRs)- Patents, Copyright and Designs Chapter No. 9 Ethical perspectives of professional bodies Ethical perspectives of professional bodies- IEEE, ASME, NSPE and ABET, ASCE etc.		
Unit III		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 118 of 144 Batch: 2023-27

Chapter No. 10 Effects of human activities on environment

Effects of human activities on environment - Agriculture, Housing, Industry, Mining, and Transportation activities, Environmental Impact Assessment, Sustainability and Sustainable Development.

Chapter No. 11 Environmental Protection

Environmental Protection – Constitutional Provisions and Environmental Laws in India.

Text Book (List of books as mentioned in the approved syllabus)

1. Dr. J. N. Pandey, "Constitutional Law of India", Central Law Agency, 2005
2. Dr. M.K. Bhandari, "Law relating to Intellectual Property Rights", Central Law Publications, Allahabad, 2010.
3. Charles E. Harris and others, "Engineering Ethics: Concepts and Cases", Thomson Wadsworth, 2003

References

1. Durga Das Basu, "Introduction to the Constitution of India", Prentice-hall EEE, 2001
2. Mike Martin and Ronald Schinzinger, "Ethics in Engineering", Tata McGraw-Hill Publications.

[Back to Semester - VII](#)

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester	
Course Title: Memory Design and Testing		Course Code: 24EVTE401	
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week	

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 119 of 144 Batch: 2023-27

ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration:3 Hrs	
Unit I Volatile memories SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, SOI technology, Advanced SRAM architectures and technologies, soft error failure in SRAM, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAMs Non-volatile memories Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture.		
Unit II Memory Testing and Patterns General Fault Modeling – Read Disturb Fault Model – Precharge Faults – False Write Through Data Retention Faults – Decoder Faults. Megabit DRAM Testing Nonvolatile Memory Modeling and Testing-IDDQ Fault Modeling and Testing Application Specific Memory Testing – Zero/one Pattern – Exhaustive Test Patterns – Walking, Matching and Galloping – Pseudo Random Pattern – CAM pattern Design For Test and BIST RAM Built-In Self – Test (BIST)-Weak Write Test mode – Bit Line Contact Resistance – PFET Test – Shadow Write and Shadow Read. Reliability and Radiation Effects General Reliability Issues-RAM Failure Modes and Mechanism-Nonvolatile Memory Reliability-Design for Reliability Radiation Effects-Single Event Phenomenon (SEP)- Radiation Hardening Techniques Radiation Hardening Process and Design Issues-Radiation Hardened Memory Characteristics		
Unit III Advanced Memory Technologies 08 hours High-Density Memory Packaging Technologies Ferroelectric Random Access Memories (FRAMs)- Analog Memories-Magneto-resistive Random Access Memories (MRAMs)- Experimental Memory Devices Memory Hybrids and MCMs (2D)- Memory Stacks and MCMs (3D)-Memory MCM Testing and Reliability		
Text Books: 1. Sharma, A. K., Advanced Semiconductor Memories: Architecture, Design and Applications, John Wiley (2002). 2. M. Bushnell, V. Agrawal, “Essentials of Electronic Testing for Digital, Memory & Mixed-Signal VLSI Circuits”, Springer, 1st edition, 2nd printing 2005.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 120 of 144 Batch: 2023-27

3. Brent Keeth, R. Jacob Baker, Brian Johnson, Feng Lin, “DRAM Circuit Design: Fundamental and High-Speed Topics”, 2E, Wiley, IEEE Press December 2007.

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 121 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: System on Chip Design		Course Code: 24EVTE404
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1: Introduction Introduction: Driving Forces for SoC - Components of SoC - Design flow of SoC Hardware/Software nature of SoC - Design Trade-offs - SoC Applications Chapter No. 2: System Level Design System-level Design: Processor selection-Concepts in Processor Architecture: Instruction set architecture (ISA), elements in Instruction Handling-Robust processors: Vector processor, VLIW, Superscalar, CISC, RISC—Processor evolution: Soft and Firm processors, Custom Designed processors- on-chip memory.		
Unit II Chapter No. 3: On-chip bus and IP based design Interconnection: On-chip Buses: basic architecture, topologies, arbitration and protocols, Bus standards: AMBA, Core Connect, Wishbone, Avalon - Network-on chip: Architecture topologies-switching strategies - routing algorithms flow control, Quality-of-Service- Reconfigurability in communication architectures. IP based system design: Introduction to IP Based design, Types of IP, IP across design hierarchy, IP life cycle, Creating and using IP - Technical concerns on IP reuse – IP integration - IP evaluation on FPGA prototypes. Chapter No. 4: SoC Implementation SOC implementation: Study of processor IP, Memory IP, wrapper Design - Real-time operating system (RTOS), Peripheral interface and components, High-density FPGAs - EDA tools used for SOC design.		
Unit III Chapter 5: SoC Testing SOC testing: Manufacturing test of SoC: Core layer, system layer, application layer-P1500 Wrapper Standardization-SoC Test Automation (STAT).		
Text Books: 1. Michael J.Flynn, Wayne Luk, “Computer system Design: Systemon-Chip”, Wiley-India, 2012. 2. Sudeep Pasricha, Nikil Dutt, “On Chip Communication Architectures: System on Chip Interconnect”, Morgan Kaufmann Publishers, 2008. 3. W.H.Wolf, “Computers as Components: Principles of Embedded Computing System Design”, Elsevier, 2008.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 122 of 144 Batch: 2023-27

Reference Books:

1. Patrick Schaumont “A Practical Introduction to Hardware/Software Co-design”, 2nd Edition, Springer, 2012.
2. Lin, Y-L.S. (ed.), “Essential issues in SOC design: designing complex systems-on-chip. Springer, 2006.
3. Wayne Wolf, “Modern VLSI Design: IP Based Design”, Prentice-Hall India, Fourth edition, 2009.

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 123 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Design and Analysis of Algorithm		Course Code: 24EVTE405
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I INTRODUCTION: Algorithm, pseudo code for expressing algorithms, performance analysis-space complexity, time complexity, asymptotic notation- big (O) notation, omega notation, theta notation and little (o) notation, recurrences, probabilistic analysis, disjoint set operations, union and find algorithms. DIVIDE AND CONQUER: General method, applications-analysis of binary search, quick sort, merge sort, AND OR Graphs. GREEDY METHOD: General method, Applications-job sequencing with deadlines, Fractional knapsack problem, minimum cost spanning trees, Single source shortest path problem.		
Unit II GRAPHS (Algorithm and Analysis): Breadth first search and traversal, Depth first search and traversal, Spanning trees, connected components and bi-connected components, Articulation points. DYNAMIC PROGRAMMING: General method, applications - optimal binary search trees, 0/1 knapsack problem, All pairs shortest path problem, Travelling sales person problem, Reliability design. BACKTRACKING: General method, Applications- n-queen problem, Sum of subsets problem, Graph coloring and Hamiltonian cycles. BRANCH AND BOUND: General method, applications - travelling sales person problem, 0/1 knapsack problem- LC branch and bound solution, FIFO branch and bound solution.		
Unit III NP-HARD AND NP-COMPLETE PROBLEMS: Basic concepts, non-deterministic algorithms, NP-hard and NP-complete classes, Cook's theorem.		
Text Books: 1. Ellis Horowitz, Satraj Sahni, Rajasekharam (2007), Fundamentals of Computer Algorithms, 2nd edition, University Press, New Delhi.		
Reference Books: 1. R. C. T. Lee, S. S. Tseng, R.C. Chang and T. Tsai (2006), Introduction to Design and Analysis of Algorithms A strategic approach, McGraw Hill, India. 2. Allen Weiss (2009), Data structures and Algorithm Analysis in C++, 2nd edition, Pearson education, New Delhi. 3. Aho, Ullman, Hopcroft (2009), Design and Analysis of algorithms, 2nd edition, Pearson education, New Delhi		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 124 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: RF Circuit Design		Course Code: 24EVTE406
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Introduction to RF Design and Wireless Technology: Design and Applications, Complexity and Choice of Technology. Basic concepts in RF design: Nonlinearly and Time Variance, Inter symbol interference, random processes and noise. Sensitivity and dynamic range, conversion of gains and distortion . RF Modulation: Analog and digital modulation of RF circuits, Comparison of various techniques for power efficiency, Coherent and non-coherent detection, Mobile RF communication and basics of Multiple Access techniques. Receiver and Transmitter architectures, Direct conversion and two-step transmitters.		
Unit II RF Testing: RF testing for heterodyne, Homodyne, Image reject, Direct IF and sub sampled receivers. BJT and MOSFET behavior at RF Frequencies: BJT and MOSFET behavior at RF frequencies, modeling of the transistors and SPICE model, Noise performance and limitations of devices, integrated parasitic elements at high frequencies and their monolithic implementation.		
Unit III RF Circuits Design: Overview of RF Filter design, Active RF components & modeling, Matching and Biasing Networks. Basic blocks in RF systems and their VLSI implementation, Low noise Amplifier design in various technologies, Design of Mixers at GHz frequency range, Various mixers working and implementation. Oscillators- Basic topologies VCO and definition of phase noise, Noise power and trade off. Radio frequency Synthesizers- PLLS, Various RF synthesizer architectures and frequency dividers, Design issues in integrated RF filters.		
Text Books: 1. . B. Razavi, “RF Microelectronics” PHI 1998 2. R. Jacob Baker, H.W. Li, D.E. Boyce “CMOS Circuit Design, layout and Simulation”, PHI		
Reference Books: 1. Thomas H. Lee “Design of CMOS RF Integrated Circuits” Cambridge University press 1998. 2. Y.P. Tsividis, “Mixed Analog and Digital Devices and Technology”, TMH 1996		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 125 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Hardware-Software Co-design		Course Code: 24EVTE407
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Introduction to Hardware Software Codesign Models taxonomy, State-Oriented & Activity Oriented Models, Structure & Data–Oriented Models Architectural Models Introduction to Linux and Ptomley Introduction to Specification Languages Profiling, Benchmarks and SystemC.		
Unit II Polis framework System Partitioning issues Introduction to Low power issues Dynamic Power Management (DVS and DPM). YDS algorithm. Hardware / Software Co-Synthesis Software Power Management. Cache Power Minimization. Design Quality Estimation AMBA Bus Design & LEON3 platform.		
Unit III Compilation Techniques, Device drivers, Case Study		
Text Books: 1. Daniel D Gajski, Frank Vahid, Sanjay Narayan, Jie Gong, Specification and Design of Embedded Systems, Prentice Hall, 1994. 2. (T2) Peter Marwedel, Embedded System Design, Kluwer Academic Publishers, 2003, ISBN: 1402076908		
Reference Books: 1. G. DeMicheli, R. Ernst and W. Wolf, Readings in Hw/Sw Co-design, M. Kaufmann, 2002. 2. Ahmed A. Jerraya and Jean Mermet eds.: System Level Synthesis, Kluwer 1999. 3. Hardware/Software Codesign. G. DeMicheli and M. Sami (eds.), NATO ASI Series E, Vol. 310, 1996. 4. Sanjaya Kumar, James H. Aylor, Barry W. Johnson, and Wm. A. Wulf. The Codesign of Embedded Systems. Kluwer, 1995 5. IEEE and ACM Transactions. 6. Jorgen Staunstrup, Wayne Wolf, Hardware / Software Co-Design: Principles and Practice, Kluwer Academic, 1997 7. Black David C. Systemc : From The Ground Up		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 126 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Computer-Aided VLSI Design		Course Code: 24EVTE408
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1: Introduction Introduction to VLSI design methodologies and supporting CAD environment. Schematic editors: Parsing: Reading files, describing data formats, Graphics & Plotting Layout. Layout Editor: Turning plotter into an editor. Layout language: Parameterized cells, PLA generators. Chapter No. 2: Silicon Compiler Introduction to Silicon compiler, Data path, Compiler, Placement & routing, Floor planning.		
Unit II Chapter No. 3: Layout Analysis and Simulations Layout Analysis: Design rules, Object based DRC, Edge based layout operations. Module generators. Simulation: Types of simulation, Behavioral simulator, logic simulator, functional simulator & Circuit simulator. Simulation Algorithms: Compiled code and Event-driven. Optimization Algorithms: Greedy methods, simulated annealing, genetic algorithm and neural models. Chapter No. 4: Testing ICs Testing ICs: Fault simulation, Aids for test generation and testing. Computational complexity issues: Big Oh and big omega terms.		
Unit III Chapter 5: Recent Topics in CAD-VLSI Recent topics in CAD-VLSI: Array compilers, hardware software co-design, high-level synthesis tools and VHDL modeling.		
Text Books: 1. Stephen Trimberger, "Introduction to CAD for VLSI", Kluwer Academic publisher, 2002 2. Naveed Shervani, "Algorithms for VLSI physical design Automation", Kluwer Academic Publisher, Second edition.		
Reference Books: 1. Gaynor E. Taylor, G. Russell, "Algorithmic and Knowledge Based CAD for VLSI", Peter peregrinus Ltd. London. 2. Gerez, "Algorithms VLSI Design Automation", John Wiley & Sons.		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 127 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Power Management IC		Course Code: 24EVTE409
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter 1. Basic Concepts of Power Management Introduction to Power Management; Performance Parameters. Sub-1-volt Bandgap Reference; Chapter 2. Linear Regulators Introduction to Linear Regulator, Applications of Linear Regulator; : Miller Compensation, R.H.P. zero due to Miller Compensation, Intuitive Methods of Determining Poles and Zeros after Miller Compensation, Static Offset Correction, Dynamic Offset Cancellation; Digital LDO, Avoidance of Limit Cycle Oscillations in a Digital LDO, : Hard Switching Loss, Magnetic Loss, Relative Significance of Losses as a Function of the Load Current		
Unit II Chapter 3. Buck Converters Compensating a Voltage-Mode-Controlled Buck Converter; Designing Type-I (Integral), Type-II (PI) and Type-III (PID) Compensators; Designing Type-III Compensator using Gm-C Architecture and Design Example, Designing the Gate-Driver (Gate Buffer and Non-Overlap Clock Generator) Non-Linear Control Techniques for DC-DC Converters; Hysteretic Control		
Unit III Chapter 4: PMIC Layout Selecting the Process Node for a PMIC, Board-Level Layout Guidelines, EMI Considerations Introduction to Advanced Topics in Power Management		
Text Books: 1. Switch-Mode Power Supplies: SPICE Simulations and Practical Designs by Christophe P. Basso, McGraw-Hill Professional, 2008. 2. Fundamentals of Power Electronics, 2nd edition by Robert W. Erickson, Dragan Maksimovic, Springer, 2001. 3. Power Management Techniques for Integrated Circuit Design By Ke-Horng Chen, Wiley-Blackwell, 2016. 4. Design of Analog CMOS Integrated Circuits by Behzad Razavi, McGraw-Hill, 2017.		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 128 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Testing & Characterization		Course Code: 24EVTE410
L-T-P:2-0-1	Credits:3	Contact Hours:4hrs/week
ISA Marks:50	ESA Marks:50	Total Marks:100
Teaching Hours:40hrs	Examination Duration:3hrs	
Unit I Introduction: Scope of testing and verification in VLSI design process; Issues in test and verification of complex chips; embedded cores and SOCs. Fundamentals of VLSI testing Fault models. Automatic test pattern generation, Design for testability, Scan design, Test interface and boundary scan. Testing		
Unit II System testing and test for SOCs, IDDQ testing, Delay fault testing, BIST for testing of logic and memories, Test automation. Design verification techniques Design verification techniques based on simulation, analytical and formal approaches, Functional verification		
Unit III Verification techniques Timing verification, Formal verification, Basics of equivalence checking and model checking, Hardware emulation.		
Text Book: 1. M. Abramovici, M. A. Breuer and A. D. Friedman, "Digital Systems Testing and Testable Design", IEEE Press, 1990.(Available as JAICO Publication) 2. M. Bushnell and V. D. Agarwal, "Essentials of Electronic Testing for Digital, Memory and Mixed-Signal VLSI Circuits", Kluwer Academic Publishers, 2000. 3. T .Kropf, "Introduction to Formal Hardware Verification", Springer Verlag, 2000.		
Reference Books: 1. P. Rashinkar, Paterson and L. Singh, "System-on-a-Chip Verification-Methodology and Techniques", Kluwer Academic Publishers, 2001.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 129 of 144 Batch: 2023-27

2. M. Abramovici, M. A. Breuer, A. D. Friedman, “Digital Systems Testing and Testable Design” Piscataway, New Jersey: IEEE Press, 1994
3. J.DiGiacomo, editor, “VLSI Handbook”, McGraw-Hill, 1989.
4. Samiha Mourad and Yervant Zorian, “Principles of Testing Electronic Systems”, Wiley (2000).
5. D. K. Pradhan (Editor). Fault-Tolerant Computing: Theory and Techniques, Prentice Hall, NJ, 1986.
6. Miczo. Digital Logic Testing and Simulation, John Wiley & Sons, 1987.
7. Barry Johnson. Design and Analysis of Fault-Tolerant Digital Systems, Addison Wesley, 1989.

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 130 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Phase-locked loops(Swayam)		Course Code:24EVTE411
L-T-P: 0-0-3	Credits:3	Contact Hours:6 hrs/week
ISA Marks:100	ESA Marks:	Total Marks:100
Teaching Hours:42Hrs	Examination Duration:3Hrs	

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 131 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Advanced Computer Architecture		Course Code: 24EVTE412
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I PARALLEL COMPUTER MODELS Evolution of Computer architecture, system attributes to performance, Multi processors and multi computers, Multi-vector and SIMD computers, PRAM and VLSI models-Parallelism in Programming, conditions for Parallelism-Program Partitioning and Scheduling-program flow Mechanisms-Speed up performance laws-Amdahl's law, Gustafson's law-Memory bounded speedup Model.		
MEMORY SYSTEMS AND BUSES Memory hierarchy-cache and shared memory concepts-Cache memory organization-cache addressing models, Aliasing problem in cache, cache memory mapping techniques-Shared memory organization-Interleaved memory organization, Lower order interleaving, Higher order interleaving. Back plane bus systems-Bus addressing, arbitration and transaction.		
Unit II ADVANCED PROCESSORS Instruction set architectures-CISC and RISC scalar processors-Super scalar processors-VLIW architecture- Multivector and SIMD computers-Vector processing principles-Cray Y-MP 816 system-Inter processor communication.		
MULTI PROCESSOR AND MULTI COMPUTERS Multiprocessor system interconnects- Cross bar switch, Multiport memory-Hot spot problem, Message passing mechanisms-Pipelined processors-Linear pipeline, on linear pipelineInstruction pipeline design-Arithmetic pipeline design.		
Unit III DATA FLOW COMPUTERS AND VLSI COMPUTATIONS Data flow computer architectures-Static, Dynamic-VLSI Computing Structures-Systolic array architecture, mapping algorithms into systolic arrays, Reconfigurable processor array-VLSI matrix arithmetic processors-VLSI arithmetic models, partitioned matrix algorithms, matrix arithmetic pipelines		
Text Books: 1. Kai Hwang, Advanced Computer architecture Parallelism , scalability ,Programmability , Mc Graw Hill,N.Y, 2003 2. Kai Hwang and F.A.Briggs, Computer architecture and parallel processor' Mc Graw Hill, N.Y, 1999		
References: 1. David A. Pearson and John L. Hennessey, —Computer organization and design Elsevier, Fifth edition, 2014.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 132 of 144 Batch: 2023-27

2. www.sci.tamucc.edu/~sking/Courses/COSC5351/syllabus.php

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 133 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VII Semester
Course Title: Analog and Mixed mode VLSI Circuits		Course Code: 24EVTE413
L-T-P:3-0-0	Credits:3	Contact Hours:3hrs/week
ISA Marks:50	ESA Marks:50	Total Marks:100
Teaching Hours:40hrs	Examination Duration:3hrs	
Unit I Chapter 01: Data Converter Fundamentals: Analog Versus Discrete Time Signals, Converting Analog Signals to Digital Signals, Sample-and-Hold (S/H) Characteristics, Digital-to-Analog Converter (DAC) Specifications, Specifications Chapter 02: Data Converter Architectures: Resistor String, R-2R Ladder Networks, Charge-Scaling DACs, Cyclic DAC, Pipeline DAC.		
Unit II Chapter 03: ADC Architectures: Flash ADC, The Two-Step Flash ADC, The Pipeline ADC, Integrating ADCs, The Successive Approximation ADC, The Oversampling ADC		
Unit III Chapter 06: PLL-operating principles, Phase detector and VCO; Phase frequency Detector, Charge pump models, stability issues, Jitter in PLL.		
Text Books 1. Phillip. E. Allen, Douglas R. Holberg, "CMOS Analog circuit Design" Oxford University Press, 2002. 2. Baker, Li, Boyce, "CMOS: Circuit Design, Layout and Simulation", Prentice Hall of India, 2000		
Reference Books 1. N. Weste and K. Eshraghian, Principles of CMOS VLSI Design, Addison Wesley. 1985. 2. J. Rabaey, Digital Integrated Circuits: A Design Perspective, Prentice Hall India, 1997 3. C. Mead and L. Conway, Introduction to VLSI Systems, Addison Wesley, 1979. 4. B Razavi 'Design of Analog CMOS Integrated Circuits' First Edition McGraw Hill 2001		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 134 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII
Course Title: OOPS using C++		Course Code: 24EVTE414
L-T-P: 2-0-1	Credits:3	Contact Hours: 4 hrs/week
ISA Marks:100	ESA Marks:--	Total Marks:100
Teaching Hours:30Hrs	Examination Duration:3Hrs	
UNIT I Chapter 1: Fundamental concepts of object oriented programming: Introduction to object oriented programming, Programming Basics (keywords, identifiers, variables, operators, classes, objects), Arrays and Strings Functions/ methods (parameter passing techniques)		
Chapter 2: OOPs Concepts: Overview of OOPs Principles, Introduction to classes & objects , Creation & destruction of objects, Data Members, Member Functions , Constructor & Destructor , Static class member, Friend class and functions, Namespace		
UNIT II Chapter 3: Inheritance: Introduction and benefits, Abstract class, Aggregation: classes within classes, Access Specifier, Base and Derived class Constructors, Types of Inheritance, Function overriding		
Chapter 4: Polymorphism: Virtual functions, Friend functions, static functions, this pointer		
Unit III		
Chapter 5: Exception Handling: Introduction to Exception, Benefits of Exception handling, Try and catch block, Throw statement, Pre-defined exceptions in C++, Writing custom Exception class		
Chapter 6: I/O Streams: C++ Class Hierarchy, File Stream, Text File Handling, Binary File Handling Error handling during file operations, Overloading << and >> operators		
Textbook: 1. Robert Lafore, "Object oriented programming in C++", 4 th Edition, Pearson education, 2009. Neural Networks and Deep Learning by Michael Nielsen.		
Reference books: 1. Lippman S B, Lajorie J, Moo B E, C++ Primer, 5ed, Addison Wesley, 2013. 2. Herbert Schildt: The Complete Reference C++, 4th Edition, Tata McGraw Hill		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 135 of 144 Batch: 2023-27

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 136 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII
Course Title: MEMS		Course Code: 24EVTE415
L-T-P: 2-0-1	Credits: 3	Contact Hours: 4 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 30Hrs	Examination Duration: 3 Hrs	
Unit I Overview of MEMS and Microsystems Evolution of Microsystems, Miniaturization, Applications of Microsystems in Automotive, Aerospace, Health Care Industry, Industrial Products, Consumer Products and Telecommunications. Working principles of Microsystems Micro-sensors: Acoustic wave sensor, Biomedical Sensors and Biosensors, Chemical Sensors Optical Sensors, Pressure Sensors, Thermal Sensors. Micro-actuation: Actuation Using Thermal Forces, Shape Memory Alloys (SMA), Piezoelectric Crystals and Electrostatic Forces. Applications of Micro-actuators: Micro-grippers, Micro-motors, Micro-valves, Micro-pumps.		
Unit II Scaling laws in miniaturization: Introduction to scaling, Scaling in Geometry, Rigid-Body Dynamics, Electrostatic Forces, Electromagnetic Forces, Electricity, Fluid Mechanics, Heat Transfer, Numerical problems. Materials for MEMS and Microsystem: Substrate and Wafers, Active Substrate Materials, Silicon as Substrate Material, Silicon Compounds, Silicon Piezo resistors, Gallium Arsenide, Quartz, Piezoelectric Crystals, Polymers, Packaging Materials.		
Unit III Microsystems Fabrication Processes: Photolithography, Ion Implantation, Diffusion, Oxidation, Chemical Vapor Deposition (CVD), Physical Vapor Deposition (PVD), Etching. Micro-manufacturing: Bulk Micro-manufacturing, Surface Micromachining, The LIGA Process.		
Text Book: 1. "MEMS and Microsystems– Design and Manufacture", Tai-Ran Hsu, TMH Edition 2002.		
References: 1. "Micro system Design", Stephen D. Senturia, Kluwer Academic Publishers, 2001. 2. "Foundations of MEMS", Chang Liu, Pearson Edition 2012. 3. "RF MEMS: Theory, Design, and Technology", Gabriel M. Rebeiz, John Wiley & Sons Publication, 2003.		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 137 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII
Course Title: Project Work		Course Code: 24EVTW402
L-T-P: 0-0-11	Credits: 11	Contact Hours: 22 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: --	Examination Duration: 3 Hrs	
• Smart City • Connected Cars • Home Automation • Health care • Smart energy • Automation of Agriculture <u>Guide lines for selection of a project:</u> • The project needs to encompass the concepts learnt in the previous semesters, so that the student will learn to integrate, the knowledge base acquired to provide a solution to the defined problem statement of the project work. • Student can select a project which leads to a product or model or prototype. • Time plan: Effort to do the project should be between 60-70 Hrs per team, which includes self-study of an individual member (80-100 Hrs) and team work (40-50hrs). • Learning overhead should be 20-25% of total project development time. <u>Criteria for group formation:</u> • 3-4 students in a team. • Role of teammates: Team lead and members. <u>Allocation of Guides and Mentors for the projects:</u> Every Project batch will be allocated with one faculty. <u>Details of the project batches:</u> • Number of faculty - members: 50 • Number of students: 3-4 students in a team. <u>Role of a Guide</u> The primary responsibility of the guide is to help students to understand the meaning and need of various stages in the implementation of the project. At every stage of the project		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 138 of 144 Batch: 2023-27

development, guide should help towards its successful completion as per the predefined standards.

How student should carry out a project:

- Define the problem.
- Specify the requirements.
- Specify the design in the understandable form (Block Diagram, Flowchart, Algorithm, etc).
- Analyze the design and identify hardware and software components separately.
- Select appropriate simulation tool and development board for the design.
- Implement the design.
- Optimize the design and generate the results.
- Result representation and analysis.
- Prepare a document and presentation.

Report Writing

- The format for report writing should be downloaded from ftp://10.3.0.3/projects
- The report needs to be shown to guide and committee for each review.
-

Evaluation Scheme

- Internal semester assessment (ISA)
- Evaluation is done based on the evaluation rubrics given in Table 1
- Project shall be reviewed and evaluated by the concerned Guide for 50% of the marks.
- Project shall be evaluated by the review committee for 50% of the marks.

[Back to Semester VIII](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 139 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII
Course Title: Internship- Training		Course Code: 24EVTI493
L-T-P: 0-0-6	Credits: 6	Contact Hours: 12 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: --	Examination Duration: 3 Hrs	
Evaluation parameters for Internship Training ▪ Initiative and creativity ▪ Adaptation capacity ▪ Commitment and perseverance ▪ Independence ▪ Handling supervisor's comments and development skills ▪ Time management ▪ Formulation goals, framework project ▪ Theoretical underpinning, use of literature ▪ Use of methods and processing data ▪ Reflection on results ▪ Conclusions and discussion ▪ Presentation skills		

[Back to Semester VIII](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 140 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII
Course Title: Internship- Project		Course Code: 24EVTW494
L-T-P: 0-0-11	Credits: 11	Contact Hours: 22 hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: --	Examination Duration: 3 Hrs	
Evaluation parameters for Internship Project ▪ Initiative and creativity ▪ Adaptation capacity ▪ Commitment and perseverance ▪ Independence ▪ Handling supervisor's comments and development skills ▪ Time management ▪ Formulation goals, framework project ▪ Theoretical underpinning, use of literature ▪ Use of methods and processing data ▪ Reflection on results ▪ Conclusions and discussion ▪ Presentation skills		

[Back to Semester VIII](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 141 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII Semester
Course Title: Hardware-Software Co-design		Course Code: 24EVTO401
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Introduction to Hardware Software Codesign Models taxonomy, State-Oriented & Activity Oriented Models, Structure & Data–Oriented Models Architectural Models Introduction to Linux and Ptomley Introduction to Specification Languages Profiling, Benchmarks and SystemC.		
Unit II Polis framework System Partitioning issues Introduction to Low power issues Dynamic Power Management (DVS and DPM). YDS algorithm. Hardware / Software Co-Synthesis Software Power Management. Cache Power Minimization. Design Quality Estimation AMBA Bus Design & LEON3 platform.		
Unit III Compilation Techniques, Device drivers, Case Study		
Text Books: 1. Daniel D Gajski, Frank Vahid, Sanjay Narayan, Jie Gong, Specification and Design of Embedded Systems, Prentice Hall, 1994. 2. (T2) Peter Marwedel, Embedded System Design, Kluwer Academic Publishers, 2003, ISBN: 1402076908		
Reference Books: 1. G. DeMicheli, R. Ernst and W. Wolf, Readings in Hw/Sw Co-design, M. Kaufmann, 2002. 2. Ahmed A. Jerraya and Jean Mermet eds.: System Level Synthesis, Kluwer 1999. 3. Hardware/Software Codesign. G. DeMicheli and M. Sami (eds.), NATO ASI Series E, Vol. 310, 1996. 4. Sanjaya Kumar, James H. Aylor, Barry W. Johnson, and Wm. A. Wulf. The Codesign of Embedded Systems. Kluwer, 1995 5. IEEE and ACM Transactions. 6. Jorgen Staunstrup, Wayne Wolf, Hardware / Software Co-Design: Principles and Practice, Kluwer Academic, 1997 7. Black David C. Systemc : From The Ground Up		

[Back to List of Electives](#)

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 142 of 144 Batch: 2023-27

Program: Electronics Engineering (VLSI Design & Technology)		Semester: VIII Semester
Course Title: System on Chip Design		Course Code: 24EVTO402
L-T-P: 3-0-0	Credits: 3	Contact Hours: 3Hrs/week
ISA Marks: 50	ESA Marks: 50	Total Marks: 100
Teaching Hours: 40Hrs	Examination Duration: 3 Hrs	
Unit I Chapter No. 1: Introduction Introduction: Driving Forces for SoC - Components of SoC - Design flow of SoC Hardware/Software nature of SoC - Design Trade-offs - SoC Applications Chapter No. 2: System Level Design System-level Design: Processor selection-Concepts in Processor Architecture: Instruction set architecture (ISA), elements in Instruction Handling-Robust processors: Vector processor, VLIW, Superscalar, CISC, RISC—Processor evolution: Soft and Firm processors, Custom Designed processors- on-chip memory.		
Unit II Chapter No. 3: On-chip bus and IP based design Interconnection: On-chip Buses: basic architecture, topologies, arbitration and protocols, Bus standards: AMBA, Core Connect, Wishbone, Avalon - Network-on chip: Architecture topologies-switching strategies - routing algorithms flow control, Quality-of-Service- Reconfigurability in communication architectures. IP based system design: Introduction to IP Based design, Types of IP, IP across design hierarchy, IP life cycle, Creating and using IP - Technical concerns on IP reuse – IP integration - IP evaluation on FPGA prototypes. Chapter No. 4: SoC Implementation SOC implementation: Study of processor IP, Memory IP, wrapper Design - Real-time operating system (RTOS), Peripheral interface and components, High-density FPGAs - EDA tools used for SOC design.		
Unit III Chapter 5: SoC Testing SOC testing: Manufacturing test of SoC: Core layer, system layer, application layer-P1500 Wrapper Standardization-SoC Test Automation (STAT).		
Text Books: 1. Michael J.Flynn, Wayne Luk, “Computer system Design: Systemon-Chip”, Wiley-India, 2012. 2. Sudeep Pasricha, Nikil Dutt, “On Chip Communication Architectures: System on Chip Interconnect”, Morgan Kaufmann Publishers, 2008. 3. W.H.Wolf, “Computers as Components: Principles of Embedded Computing System Design”, Elsevier, 2008.		

	FORM ISO 21001: 2018– KLETU Dept. of Electronics Engineering (VLSI Design & Technology)	Document #: FMCD2004	Rev: 1.0
Title: Curriculum structure semester wise Electronics Engineering – VLSI Design & Technology			Page 143 of 144 Batch: 2023-27

Reference Books:

1. Patrick Schaumont “A Practical Introduction to Hardware/Software Co-design”, 2nd Edition, Springer, 2012.
2. Lin, Y-L.S. (ed.), “Essential issues in SOC design: designing complex systems-on-chip. Springer, 2006.
3. Wayne Wolf, “Modern VLSI Design: IP Based Design”, Prentice-Hall India, Fourth edition, 2009.

[Back to List of Electives](#)